IP Library Granted Patent US 11,204,775
Granted Patent B2
US 11,204,775 · App. 17/174,621 · Granted Dec 21, 2021

Automated bios platform configuration system

Inventors: Fernando Antonio Garcia Castillo (Round Rock, TX); Wei G. Liu (Austin, TX); Alberto David Perez Guevara (Pflugerville, TX); Mark W. Shutt (Austin, TX); Benjamin Andrew Martinez (Austin, TX)
Assignee: Dell Products L.P.
G06F9/4403G06F9/4411
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 11,204,775
App. No.
17/174,621
Granted
Dec 21, 2021
Kind
B2
Abstract

A BIOS platform configuration system includes a BIOS coupled to hardware subsystems. During initialization operations, the BIOS communicates with each of the hardware subsystems and retrieves respective hardware subsystem information that is associated with each of the hardware subsystems and that describes at least a portion of a communication route between that hardware subsystem and at least one other hardware subsystem. The BIOS then combines the respective hardware subsystem information that is associated with each of the hardware subsystems to generate configuration information that describes complete communication routes between each of the hardware subsystems, and configures at least one of the hardware subsystems using the configuration information. In a specific example, the configuration information may provide a processing subsystem/chipset initialization table that is used initialize a processing subsystem/chipset in order to allow it to communicate with a device connected to a planar subsystem/motherboard that includes the processing system/chipset.

Claims (44)

1. A device configuration system, comprising:

a plurality of hardware subsystems; and

an initialization system that is coupled to the plurality of hardware subsystems, wherein the initialization system is configured, during initialization operations, to:

retrieve, from each of the plurality of hardware subsystems, respective hardware subsystem information that describes a portion of a physical device fabric that connects that hardware subsystem and at least one other hardware subsystem;

combine the respective hardware subsystem information retrieved from each of the plurality of hardware subsystems to generate configuration information that describes a complete physical device fabric that connects the plurality of hardware subsystems; and

configure at least one of the plurality of hardware subsystems using the configuration information.

2. The system of claim 1 , wherein the retrieving the respective hardware subsystem information includes:

retrieving the respective hardware subsystem information via self-reported operations performed by at least one of the plurality of hardware subsystems.

3. The system of claim 1 , wherein the retrieving the respective hardware subsystem information includes:

receiving an identification of at least one of the plurality of hardware subsystems; and

retrieving, from a database using the identification of the at least one of the plurality of hardware subsystems, the respective hardware subsystem information.

4. The system of claim 1 , wherein the plurality of hardware subsystems include a processing subsystem, and wherein the configuration information includes a processing subsystem initialization table that is used to configure the processing subsystem.

5. The system of claim 4 , wherein the plurality of hardware subsystems include a device, and wherein the configuration information describes the complete physical device fabric that connects the processing subsystem and the device.

6. The system of claim 5 , wherein the plurality of hardware subsystems include a planar subsystem, and wherein the configuration information describes the complete physical device fabric that connects the processing subsystem and the device via the planar subsystem.

7. An Information Handling System (IHS), comprising:

a processing system; and

a memory system that is coupled to the processing system and that includes instructions that, when executed by the processing system, cause the processing system to provide an initialization engine that is configured, during initialization operations, to:

retrieve, from each of a plurality of hardware subsystems, respective hardware subsystem information that describes a portion of a physical device fabric that connects that hardware subsystem and at least one other hardware subsystem;

combine the respective hardware subsystem information retrieved from each of the plurality of hardware subsystems to generate configuration information that describes a complete physical device fabric that connects the plurality of hardware subsystems; and

configure at least one of the plurality of hardware subsystems using the configuration information.

8. The IHS of claim 7 , wherein the retrieving the respective hardware subsystem information includes:

retrieving the respective hardware subsystem information via self-reported operations performed by at least one of the plurality of hardware subsystems.

9. The IHS of claim 7 , wherein the retrieving the respective hardware subsystem information includes:

receiving an identification of at least one of the plurality of hardware subsystems; and

retrieving, from a database using the identification of the at least one of the plurality of hardware subsystems, the respective hardware subsystem information.

10. The IHS of claim 7 , wherein the plurality of hardware subsystems include the processing subsystem, and wherein the configuration information includes a processing subsystem initialization table that is used to configure the processing subsystem.

11. The IHS of claim 10 , wherein the plurality of hardware subsystems include a device, and wherein the configuration information describes the complete physical device fabric that connects the processing subsystem and the device.

12. The IHS of claim 11 , wherein the plurality of hardware subsystems include a planar subsystem, and wherein the configuration information describes the complete physical device fabric that connects the processing subsystem and the device via the planar subsystem.

13. The IHS of claim 7 , wherein initialization engine is configured to:

convert the configuration information into a conventional configuration table for use in configuring the at least one of the plurality of hardware subsystems.

14. A method for device configuration, comprising:

retrieving, by an initialization system from each of a plurality of hardware subsystems, respective hardware subsystem information that describes a portion of a physical device fabric that connects that hardware subsystem and at least one other hardware subsystem;

combining, by the initialization system, the respective hardware subsystem information retrieved from each of the plurality of hardware subsystems to generate configuration information that describes a complete physical device fabric that connects the plurality of hardware subsystems; and

configuring, by the initialization system, at least one of the plurality of hardware subsystems using the configuration information.

15. The method of claim 14 , wherein the retrieving the respective hardware subsystem information includes:

retrieving, by the initialization system, the respective hardware subsystem information via self-reported operations performed by at least one of the plurality of hardware subsystems.

16. The method of claim 14 , wherein the retrieving the respective hardware subsystem information includes:

receiving, by the initialization system, an identification of at least one of the plurality of hardware subsystems; and

retrieving, by the initialization system from a database using the identification of the at least one of the plurality of hardware subsystems, the respective hardware subsystem information.

17. The method of claim 14 , wherein the plurality of hardware subsystems include the processing subsystem, and wherein the configuration information includes a processing subsystem initialization table that is used to configure the processing subsystem.

18. The method of claim 17 , wherein the plurality of hardware subsystems include a device, and wherein the configuration information describes the complete physical device fabric that connects the processing subsystem and the device.

19. The method of claim 18 , wherein the plurality of hardware subsystems include a planar subsystem, and wherein the configuration information describes the complete physical device fabric that connects the processing subsystem and the device via the planar subsystem.

20. The method of claim 14 , further comprising:

converting, by the initialization system, the configuration information into a conventional configuration table for use in configuring the at least one of the plurality of hardware subsystems.

Assignments (10)
RELEASE OF SECURITY INTEREST IN PATENTS PREVIOUSLY RECORDED AT REEL/FRAME (056295/0280) Recorded Jun 10, 2022
From: THE BANK OF NEW YORK MELLON TRUST COMPANY, N.A., AS NOTES COLLATERAL AGENT
To: DELL PRODUCTS L.P.; EMC IP HOLDING COMPANY LLC
Reel/Frame 062022/0255 →
RELEASE OF SECURITY INTEREST IN PATENTS PREVIOUSLY RECORDED AT REEL/FRAME (056295/0124) Recorded Jun 10, 2022
From: THE BANK OF NEW YORK MELLON TRUST COMPANY, N.A., AS NOTES COLLATERAL AGENT
To: DELL PRODUCTS L.P.; EMC IP HOLDING COMPANY LLC
Reel/Frame 062022/0012 →
RELEASE OF SECURITY INTEREST IN PATENTS PREVIOUSLY RECORDED AT REEL/FRAME (056295/0001) Recorded Jun 10, 2022
From: THE BANK OF NEW YORK MELLON TRUST COMPANY, N.A., AS NOTES COLLATERAL AGENT
To: DELL PRODUCTS L.P.; EMC IP HOLDING COMPANY LLC
Reel/Frame 062021/0844 →
RELEASE OF SECURITY INTEREST Recorded Nov 2, 2021
From: CREDIT SUISSE AG, CAYMAN ISLANDS BRANCH
To: DELL PRODUCTS L.P.; EMC IP HOLDING COMPANY LLC
Reel/Frame 058297/0332 →
SECURITY INTEREST Recorded May 19, 2021
From: DELL PRODUCTS L.P.; EMC IP HOLDING COMPANY LLC
To: THE BANK OF NEW YORK MELLON TRUST COMPANY, N.A., AS NOTES COLLATERAL AGENT
Reel/Frame 056295/0124 →
SECURITY INTEREST Recorded May 19, 2021
From: DELL PRODUCTS L.P.; EMC IP HOLDING COMPANY LLC
To: THE BANK OF NEW YORK MELLON TRUST COMPANY, N.A., AS NOTES COLLATERAL AGENT
Reel/Frame 056295/0001 →
SECURITY INTEREST Recorded May 19, 2021
From: DELL PRODUCTS L.P.; EMC IP HOLDING COMPANY LLC
To: THE BANK OF NEW YORK MELLON TRUST COMPANY, N.A., AS NOTES COLLATERAL AGENT
Reel/Frame 056295/0280 →
CORRECTIVE ASSIGNMENT TO CORRECT THE MISSING PATENTS THAT WERE ON THE ORIGINAL SCHEDULED SUBMITTED BUT NOT ENTERED PREVIOUSLY RECORDED AT REEL: 056250 FRAME: 0541. ASSIGNOR(S) HEREBY CONFIRMS THE ASSIGNMENT. Recorded May 17, 2021
From: DELL PRODUCTS L.P.; EMC IP HOLDING COMPANY LLC
To: CREDIT SUISSE AG, CAYMAN ISLANDS BRANCH
Reel/Frame 056311/0781 →
SECURITY AGREEMENT Recorded May 14, 2021
From: DELL PRODUCTS L.P.; EMC IP HOLDING COMPANY LLC
To: CREDIT SUISSE AG, CAYMAN ISLANDS BRANCH
Reel/Frame 056250/0541 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Mar 17, 2021
From: CASTILLO, FERNANDO ANTONIO GARCIA; LIU, WEI G.; GUEVARA, ALBERTO DAVID PEREZ; SHUTT, MARK W.; MARTINEZ, BENJAMIN ANDREW
To: DELL PRODUCTS L.P.
Reel/Frame 055628/0886 →