IP Library Granted Patent US 11,726,377
Granted Patent B2
US 11,726,377 · App. 17/230,319 · Granted Aug 15, 2023

Display device including two types of transistors

Inventors: Chandra Lius (Miao-Li County, TW); Kuan-Feng Lee (Miao-Li County, TW); Nai-Fang Hsu (Miao-Li County, TW)
Assignee: INNOLUX CORPORATION
G02F1/1368G02F1/13454G02F1/13624G02F1/136209H01L27/1225H01L27/1237H01L27/1251G02F1/13685G02F2202/104H01L29/7869H01L29/78675
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 11,726,377
App. No.
17/230,319
Granted
Aug 15, 2023
Kind
B2
Abstract

A display device includes: a substrate including a display region and a peripheral region, wherein the peripheral region is adjacent to the display region; a first transistor disposed on the peripheral region, wherein the first transistor includes a first semiconductor layer and the first semiconductor layer is a silicon semiconductor layer; and a second transistor disposed on the display region, wherein the second transistor includes a second semiconductor layer and the second semiconductor layer is an oxide semiconductor layer, wherein the first transistor is electrically connected to the second transistor.

Claims (10)

1. A display device, comprising:

a substrate comprising a display region and a peripheral region, wherein the peripheral region is adjacent to the display region;

a first transistor disposed on the peripheral region, wherein the first transistor comprises a first semiconductor layer and the first semiconductor layer is a silicon semiconductor layer; and

a second transistor disposed on the display region, wherein the second transistor comprises a second semiconductor layer, a gate electrode disposed above the second semiconductor layer, and a drain electrode electrically connected to the second semiconductor layer, and the second semiconductor layer is an oxide semiconductor layer,

wherein the first transistor is electrically connected to the gate electrode of the second transistor and is electrically insulated from the drain electrode of the second transistor.

2. The display device of claim 1 , wherein the first transistor further comprises a drain electrode electrically connected to the first semiconductor layer, and the drain electrode of the first transistor is electrically connected to the gate electrode of the second transistor.

3. The display device of claim 1 , further comprising a first insulating layer disposed under the first semiconductor layer, wherein the first insulating layer comprises silicon oxide.

4. The display device of claim 3 , further comprising a first buffer layer disposed between the substrate and the first insulating layer, wherein the first buffer layer comprises silicon oxide.

5. The display device of claim 4 , further comprising a second buffer layer disposed between the first insulating layer and the first buffer layer, wherein the second buffer layer comprises silicon nitride.

6. The display device of claim 3 , wherein a thickness of the first insulating layer is greater than or equal to 200 nm and less than or equal to 500 nm.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Apr 14, 2021
From: LIUS, CHANDRA; LEE, KUAN-FENG; HSU, NAI-FANG
To: INNOLUX CORPORATION
Reel/Frame 055919/0292 →
Continuity (5)
Continuation 16910707 · Jun 24, 2020
Continuation 16218562 · Dec 13, 2018
Continuation 15484161 · Apr 11, 2017
Provisional Application 62415542 · Nov 1, 2016
Related Publication 20210255494A1 · Aug 19, 2021