IP Library Granted Patent US 11,444,548
Granted Patent B2
US 11,444,548 · App. 17/275,447 · Granted Sep 13, 2022

Single-phase device-multiplexing active power decoupling cascaded rectifier and control method thereof

Inventor: Chunshui Du (Jinan, CN)
Assignee: SHANDONG UNIVERSITY
H02M7/219H02M1/007H02M7/05H02M7/217
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 11,444,548
App. No.
17/275,447
Granted
Sep 13, 2022
Kind
B2
Abstract

A single-phase device-multiplexing active power decoupling cascaded rectifier and control method thereof. The rectifier includes: n device-multiplexing active power decoupling H-bridge units that are cascaded, n≥2; each unit including: a bridge arm H 1 and a bridge arm H 2 connected in parallel, a decoupling capacitor branch formed by two capacitors connected in series, and a resistive load; a decoupling inductor being connected in series between a midpoint of the decoupling capacitor branch and a midpoint of bridge arm H 2 ; and a bridge arm H 1 of a first unit being sequentially connected in series to an inductor, resistor, and power supply, and then connected to a bridge arm H 2 of a last unit. A power switch module of an H-bridge rectification unit is multiplexed, which not only realizes unit power factor rectification of the unit, but also provides a loop for secondary ripple power to achieve secondary ripple power decoupling control.

Claims (42)

1. A control method of a multi-module single-phase device-multiplexing active power decoupling cascaded rectifier,

the rectifier comprising:

n device-multiplexing active power decoupling H-bridge units that are cascaded, n≥2; each device-multiplexing active power decoupling H-bridge unit comprising: a bridge arm H 1 and a bridge arm H 2 connected in parallel, a decoupling capacitor branch formed by two capacitors connected in series, and a resistive load; a decoupling inductor being connected in series between a midpoint of the decoupling capacitor branch and a midpoint of the bridge arm H 2 ; and a midpoint of an bridge arm H 1 of a first device-multiplexing active power decoupling H-bridge unit being sequentially connected in series to an inductor Ls, a resistor Rs, and a power supply Us, and then connected to a midpoint of a bridge arm H 2 of a last device-multiplexing active power decoupling H-bridge unit,

the control method comprising:

adding up instantaneous voltages outputted by a controller as a total system voltage through direct current (DC)-side voltage closed-loop control;

generating, according to a deviation between an instantaneous voltage P vi of each cascaded H-bridge unit and a virtual average voltage, a DC bus voltage deviation modulation signal factor of each cascaded H-bridge unit;

generating a grid-side current reference value according to the total system voltage, calculating a difference between a grid-side inductor current and the grid-side current reference value, and generating a first modulation signal through a proportional resonance (PR) controller;

generating a reference value of a decoupling inductor current according to an instantaneous power P n of each cascaded H-bridge unit, calculating a difference between the decoupling inductor current and the reference value of the decoupling inductor current, and generating a modulated wave signal of a bridge arm H 2 of each cascaded H-bridge unit through the PR controller;

generating a drive signal of the bridge arm H 2 of each cascaded H-bridge unit after comparing the modulated wave signal of the bridge arm H 2 of each cascaded H-bridge unit with a carrier signal;

superimposing the modulated wave signal of the bridge arm H 2 of each cascaded H-bridge unit onto the first modulation signal and then onto a respective DC bus voltage deviation modulation signal factor, to generate a modulated wave signal of a bridge arm H 1 of each cascaded H-bridge unit; and

generating a drive signal of the bridge arm H 1 of each cascaded H-bridge unit based on the modulated wave signal of the bridge arm H 1 of each cascaded H-bridge unit through a carrier phase-shifted modulation technology.

2. A terminal device, comprising a processor and a computer-readable storage medium, the processor being configured to implement instructions, the computer-readable storage medium being configured to store a plurality of instructions, the instructions being adapted to be loaded by the processor to perform the control method according to claim 1 .

3. A computer-readable storage medium, storing a plurality of instructions, the instructions being adapted to be loaded by a processor of a terminal device to perform the control method according to claim 1 .

4. A control system of a multi-module single-phase device-multiplexing active power decoupling cascaded rectifier,

the rectifier comprising:

n device-multiplexing active power decoupling H-bridge units that are cascaded, n≥2; each device-multiplexing active power decoupling H-bridge unit comprising: a bridge arm H 1 and a bridge arm H 2 connected in parallel, a decoupling capacitor branch formed by two capacitors connected in series, and a resistive load; a decoupling inductor being connected in series between a midpoint of the decoupling capacitor branch and a midpoint of the bridge arm H 2 ; and a midpoint of an bridge arm H 1 of a first device-multiplexing active power decoupling H-bridge unit being sequentially connected in series to an inductor Ls, a resistor Rs, and a power supply Us, and then connected to a midpoint of a bridge arm H 2 of a last device-multiplexing active power decoupling H-bridge unit,

the control system comprising:

a second direct current (DC) bus voltage control module, configured to add up instantaneous voltages outputted by a controller as a total system voltage through DC-side voltage closed-loop control;

a voltage balance control module, configured to generate, according to a deviation between an instantaneous voltage P vi of each cascaded H-bridge unit and an average voltage, a DC bus voltage deviation modulation signal factor of each cascaded H-bridge unit;

a second unit power factor rectification module, configured to generate a grid-side current reference value according to the total system voltage, calculate a difference between a grid-side inductor current and the grid-side current reference value, and generate a first modulation signal through a proportional resonance (PR) controller;

a second active power decoupling control module, configured to generate a reference value of a decoupling inductor current according to an instantaneous power P n of each cascaded H-bridge unit, calculate a difference between the decoupling inductor current and the reference value of the decoupling inductor current, and generate a modulated wave signal of a bridge arm H 2 of each cascaded H-bridge unit through the PR controller;

a rectification bridge arm modulation signal generation module, configured to superimpose the modulated wave signal of the bridge arm H 2 of each cascaded H-bridge unit onto the first modulation signal and then onto a respective DC bus voltage deviation modulation signal factor, to generate a modulated wave signal of a bridge arm H 1 of each cascaded H-bridge unit;

a rectification bridge arm drive signal generation module, configured to generate a drive signal of the bridge arm H 1 of each cascaded H-bridge unit based on the modulated wave signal of the bridge arm H 1 of each cascaded H-bridge unit through a carrier phase-shifted modulation technology; and

a decoupling bridge arm drive signal generation module, configured to generate a drive signal of the bridge arm H 2 of each cascaded H-bridge unit after comparing the modulated wave signal of the bridge arm H 2 of each cascaded H-bridge unit with a carrier signal.

5. A control method of a single-phase device-multiplexing active power decoupling cascaded rectifier,

the rectifier comprising: a bridge arm H 1 and a bridge arm H 2 connected in parallel, a decoupling capacitor branch formed by two capacitors connected in series, and a resistive load; a decoupling inductor being connected in series between a midpoint of the decoupling capacitor branch and a midpoint of the bridge arm H 2 ; and a midpoint of the bridge arm H 1 being sequentially connected in series to an inductor Ls, a resistor Rs, and a power supply Us, and then connected to the midpoint of the bridge arm H 2 ,

the control method comprising:

generating a system voltage P in a circuit operation through direct current (DC) bus voltage closed loop control;

respectively generating a grid-side current reference value and a reference value of a decoupling inductor current according to the system voltage P;

calculating a difference between a grid-side inductor current and the grid-side current reference value, and generating a first modulation wave through a proportional resonance (PR) controller;

comparing the decoupling inductor current and the reference value of the decoupling inductor current, and generating a second modulation wave through the PR controller;

superimposing the first modulation wave onto the second modulation wave for comparison with a carrier, and generating a first drive signal of a bridge arm H 1 switching transistor that is used to drive rectification; and

generating a second drive signal of a bridge arm H 2 switching transistor that is used to drive decoupling and rectification after comparing the second modulation wave with the carrier.

6. A terminal device, comprising a processor and a computer-readable storage medium, the processor being configured to implement instructions, the computer-readable storage medium being configured to store a plurality of instructions, the instructions being adapted to be loaded by the processor to perform the control method according to claim 5 .

7. A computer-readable storage medium, storing a plurality of instructions, the instructions being adapted to be loaded by a processor of a terminal device to perform the control method according to claim 5 .

8. A control system of a single-phase device-multiplexing active power decoupling cascaded rectifier,

the rectifier comprising: a bridge arm H 1 and a bridge arm H 2 connected in parallel, a decoupling capacitor branch formed by two capacitors connected in series, and a resistive load; a decoupling inductor being connected in series between a midpoint of the decoupling capacitor branch and a midpoint of the bridge arm H 2 ; and a midpoint of the bridge arm H 1 being sequentially connected in series to an inductor Ls, a resistor Rs, and a power supply Us, and then connected to the midpoint of the bridge arm H 2 ,

the control system comprising:

a first direct current (DC) bus voltage control module, configured to generate a system voltage P in a circuit operation through DC bus voltage closed loop control;

a first unit power factor rectification control module, configured to generate a grid-side current reference value according to the system voltage P, compare a grid-side inductor current with the grid-side current reference value, and generate a first modulation wave through a proportional resonance (PR) controller;

a first active power decoupling control module, configured to generate a reference value of a decoupling inductor current according to the system voltage P, compare the decoupling inductor current with the reference value of the decoupling inductor current, and generate a second modulation wave through the PR controller; and

a first drive signal generation module, configured to superimpose the first modulation wave onto the second modulation wave for comparison with a carrier, generate a first drive signal of a bridge arm H 1 switching transistor that is used to drive rectification, and generate a second drive signal of a bridge arm H 2 switching transistor that is used to drive decoupling and rectification after comparing the second modulation wave with the carrier.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Mar 11, 2021
From: DU, CHUNSHUI
To: SHANDONG UNIVERSITY
Reel/Frame 055565/0382 →
Priority Claims (1)
CN 201910722126.2 · Aug 6, 2019 · national
Continuity (1)
Related Publication 20220052620A1 · Feb 17, 2022
Cited By (1)
US 12,255,549