IP Library Granted Patent US 11,799,499
Granted Patent B2
US 11,799,499 · App. 17/287,723 · Granted Oct 24, 2023

Methods and apparatus for error-correcting difference-triangle-set product convolutional codes

Inventors: Oleksandr Evald Geyer (Toronto, CA); Onur Sahin (London, GB)
Assignee: InterDigital Patent Holdings, Inc.
H03M13/2939H04L1/0059H04B1/38
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 11,799,499
App. No.
17/287,723
Granted
Oct 24, 2023
Kind
B2
Abstract

Methods, apparatus, systems, architectures and interfaces for encoding/decoding a QD-DTS-PrCC are provided. The decoding method includes determining a number k TS of input bits included in a transmission of a data stream and a first bit of the input bits included in the transmission in the data stream; determining a number of Encoded Bit Blocks (EBBs), each of the EBBs including any number of data blocks that are previously transmitted Transmit Segments (TS) of the data stream, each of the data blocks having a bit length of k TS bits; selecting that number of EBBs for encoding a QD-DTS-PrCC component codeword (QDCC) of the transmission according to a DTS indexing method for indexing a plurality of EBBs; generating the QDCC including a TS, Virtual Segments (VSs), and r c parity bits, a dimensionality of the QD-DTS-PrCC being at least 2; and extracting the calculated TS of the QDCC to an output EBB.

Claims (41)

1. A method performed by a wireless transmit receive unit (WTRU), including a Q-Dimensional (QD)-Difference Triangle Set (DTS) Product Convolutional Code (PrCC) encoder, for encoding a QD-DTS PrCC of an output data stream, the method comprising:

determining a number of input bits received by each of a number of component encoders of the QD-DTS PrCC encoder;

determining a number of available Encoded Bit Blocks (EBBs) of the QD-DTS PrCC encoder, each of the available EBBs including previously transmitted Transmit Segments (TSs) of the output data stream, wherein each of the previously transmitted TSs has a same bit length;

generating a QD-DTS PrCC component codeword (QCC) using Q−1 EBBs of the available EBBs, wherein Q is an integer value greater than or equal to 2, and the QCC includes: (1) a new TS, (2) a number of Virtual Segments (VSs) equal to the number of the Q-1 EBBs, and (3) a number of parity bits;

generating an output data stream including at least the new TS included in the QCC, wherein the new TS is extracted from the QCC; and

transmitting the output data stream.

2. A method performed by a wireless transmit receive unit (WTRU) for Product Convolutional Code (PrCC) encoding, the method comprising:

determining a plurality of input bits for each of a plurality of component encoders of a PrCC encoder;

determining a plurality of Encoded Bit Blocks (EBBs) of the PrCC encoder, each respective EBB including a set of previously encoded first Transmit Segments (TSs);

generating a component codeword using Q−1 EBBs of the plurality of EBBs, wherein Q is an integer value greater than or equal to 2, and the component codeword includes: (1) a second TS, (2) a number of Virtual Segments (VSs) based on the number of the Q-1 EBBs, and (3) a plurality of parity bits; and

transmitting an output data stream including information indicating at least the second TS which is extracted from the component codeword.

3. The method of claim 2 , wherein the PrCC encoder is a Q-Dimensional (QD)-Difference Triangle Set (DTS) PrCC encoder.

4. The method of claim 2 , wherein each of the previously transmitted TSs has a same bit length.

5. The method of claim 2 , wherein the component codeword is a Q-Dimensional (QD)-Difference Triangle Set (DTS) PrCC component codeword.

6. The method of claim 2 , further comprising:

generating the plurality of parity bits using the number of VSs which are equal to the number of the Q−1 EBBs.

7. The method of claim 2 , further comprising:

determining the set of TSs using the Q−1 EBBs of the plurality of EBBs.

8. The method of claim 2 , further comprising:

determining the Q−1 VSs based on a mapping of indices of the plurality of EBBs.

9. The method of claim 2 , wherein the second TS includes information indicating the plurality of input bits and the parity bits.

10. The method of claim 2 , further comprising:

generate the parity bits based on a length and a dimension of component codes of the PrCC encoder.

11. A wireless transmit receive unit (WTRU) comprising:

a processor and a transceiver which are configured to:

determine a plurality of input bits for each of a plurality of component encoders of a Product Convolutional Code (PrCC) encoder,

determine a plurality of Encoded Bit Blocks (EBBs) of the PrCC encoder, each respective EBB including a set of previously encoded first Transmit Segments (TSs),

generate a component codeword using Q−1 EBBs of the plurality of EBBs, wherein Q is an integer value greater than or equal to 2, and the component codeword includes: (1) a second TS, (2) a number of Virtual Segments (VSs) based on the number of the Q−1 EBBs, and (3) a plurality of parity bits, and

transmit an output data stream including information indicating at least the second TS which is extracted from the component codeword.

12. The WTRU of claim 11 , wherein the PrCC encoder is a Q-Dimensional (QD)-Difference Triangle Set (DTS) PrCC encoder.

13. The WTRU of claim 11 , wherein each of the previously transmitted TSs has a same bit length.

14. The WTRU of claim 11 , wherein the component codeword is a Q-Dimensional (QD)-Difference Triangle Set (DTS) PrCC component codeword.

15. The WTRU of claim 11 , wherein the processor and the transceiver are configured to:

generate the plurality of parity bits using the number of VSs which are equal to the number of the Q−1 EBBs.

16. The WTRU of claim 11 , wherein the processor and the transceiver are configured to:

determine the set of TSs using the Q−1 EBBs of the plurality of EBBs.

17. The WTRU of claim 11 , wherein the processor and the transceiver are configured to:

determine the Q−1 VSs based on a mapping of indices of the plurality of EBBs.

18. The WTRU of claim 11 , wherein the second TS includes information indicating the plurality of input bits and the parity bits.

19. The WTRU of claim 2 , wherein the processor and the transceiver are configured to:

generate the parity bits based on a length and a dimension of component codes of the PrCC encoder.

Assignments (3)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jan 5, 2023
From: IDAC HOLDINGS, INC.
To: INTERDIGITAL PATENT HOLDINGS, INC.
Reel/Frame 062308/0215 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Dec 4, 2022
From: IDAC HOLDINGS, INC.
To: INTERDIGITAL PATENT HOLDINGS, INC.
Reel/Frame 062055/0013 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Aug 11, 2021
From: GEYER, OLEKSANDR EVALD; SAHIN, ONUR
To: IDAC HOLDINGS, INC.
Reel/Frame 057147/0209 →
Continuity (3)
Provisional Application 62899850 · Sep 13, 2019
Provisional Application 62748724 · Oct 22, 2018
Related Publication 20210399832A1 · Dec 23, 2021