IP Library Granted Patent US 11,494,263
Granted Patent B2
US 11,494,263 · App. 17/333,913 · Granted Nov 8, 2022

Controller and method of operating the same

Inventor: Dong Sop Lee (Icheon, KR)
Assignee: SK hynix Inc.
G06F11/1068G06F3/0608G06F3/0619G06F3/0653G06F3/0679G06F11/1004
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 11,494,263
App. No.
17/333,913
Granted
Nov 8, 2022
Kind
B2
Abstract

The present technology includes a controller and a method of operating the same. The controller includes a buffer in which N bits of data are stored, and a cyclic redundancy check controller configured to divide the N bits of data stored in the buffer into m data groups each including K bits of data, generate compressed data including K bits by processing data included in the m data groups, and generate a cyclic redundancy check code using the compressed data.

Claims (35)

1. A controller, comprising:

a buffer in which N bits of data are stored; and

a cyclic redundancy check controller configured to generate m data groups each including K bits of data by dividing the N bits of data stored in the buffer, generate compressed data including K bits by processing data included in the m data groups, and generate a cyclic redundancy check code using the compressed data,

wherein the cyclic redundancy check controller is further configured to count a number of selected data included in each of the m data groups and generate a plurality of count values respectively corresponding to the m data groups, each of the count values including J bits of data, J being a positive integer.

2. The controller of claim 1 , wherein N, m, and K are positive integers, and

N satisfies m×K.

3. The controller of claim 1 , wherein the buffer includes a plurality of cell groups respectively corresponding to the m data groups, each cell group including K cells, and the K cells of each of the cell groups respectively store the K bits of data included in a corresponding one of the m data groups.

4. The controller of claim 3 , wherein the cyclic redundancy check controller is configured to generate the compressed data including the K bits, each of which is obtained by performing an XOR operation on data stored in I-th cells of the cell groups, I being in a range of 1 to K.

5. The controller of claim 1 , wherein the cyclic redundancy check controller is further configured to output a data set obtained by adding the cyclic redundancy check code to the N bits of data.

6. The controller of claim 1 , wherein the cyclic redundancy check controller is further configured to generate a compression count value by logically combining data configuring the plurality of count values, and generate a total count value by performing an XOR operation on data included in the compression count value.

7. The controller of claim 6 , wherein the cyclic redundancy check controller is further configured to generate a cyclic redundancy check count code by performing an XOR operation on the total count value and the cyclic redundancy check code, and output a data set that is obtained by adding the cyclic redundancy check count code to the N bits of data.

8. The controller of claim 1 , wherein the cyclic redundancy check controller is further configured to generate a sub count value by performing an XOR operation on I-th bits among the J bits of data of each of the plurality of count values, I being in a range of 1 to J, and generate a total count value by performing an XOR operation on all bits of the sub count value.

9. The controller of claim 8 , wherein the cyclic redundancy check controller is configured to generate a cyclic redundancy check count code by performing an XOR operation on the total count value and the cyclic redundancy check code, and output a data set obtained by adding the cyclic redundancy check count code to the N bits of data.

10. A method of operating a controller, the method comprising:

generating a plurality of data groups by dividing input data;

generating a plurality of count values respectively corresponding to the plurality of data groups by counting a number of selected data included in each of the plurality of data groups;

generating compressed data by logically combining data included in the plurality of data groups in a bit unit; and

generating a cyclic redundancy check code by performing a cyclic redundancy check operation on the compressed data.

11. The method of claim 10 , wherein when the input data includes N bits and the plurality of data groups are m data groups, each of the plurality of data groups includes K bits of data, K being N/m, K, m, and N being positive integers.

12. The method of claim 11 , wherein in generating the plurality of data groups, a plurality of cells included in a buffer of the controller are divided into a plurality of cell groups respectively corresponding to the plurality of data groups, each cell group including K cells respectively storing the K bits of data included in each of the plurality of data groups.

13. The method of claim 12 , wherein generating the compressed data comprises generating the compressed data including K bits, each of which is obtained by performing an XOR operation on data stored in I-th cells of the cell groups, I being in a range of 1 to K.

14. The method of claim 10 , further comprising:

outputting a data set obtained by adding the cyclic redundancy check code to the input data after generating the cyclic redundancy check code.

15. The method of claim 10 , further comprising, between generating the plurality of data groups and generating the compressed data:

generating a compression count value by performing an XOR operation on all bits included in each of the plurality of count values; and

generating a total count value by performing an XOR operation on all bits of the compression count value.

16. The method of claim 15 , further comprising, after generating the cyclic redundancy check code:

generating a cyclic redundancy check count code by performing an XOR operation on the cyclic redundancy check code and the total count value; and

outputting a data set obtained by adding the cyclic redundancy check count code to the input data.

17. The method of claim 10 , further comprising, between generating the plurality of data groups and generating the compressed data:

generating a sub count value by performing an XOR operation on I-th bits among J bits of data of each of the plurality of count values, I being in a range of 1 to J; and

generating a total count value by performing an XOR operation on all bits of the sub count value.

18. The method of claim 17 , further comprising, after generating the cyclic redundancy check code:

generating a cyclic redundancy check count code by performing an XOR operation on the cyclic redundancy check code and the total count value; and

outputting a data set obtained by adding the cyclic redundancy check count code to the input data.

Assignments (2)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded May 7, 2024
From: SK HYNIX INC.
To: MIMIRIP LLC
Reel/Frame 067335/0246 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jun 1, 2021
From: LEE, DONG SOP
To: SK HYNIX INC.
Reel/Frame 056403/0504 →