IP Library Granted Patent US 11,750,944
Granted Patent B2
US 11,750,944 · App. 17/334,353 · Granted Sep 5, 2023

Pixel noise cancellation system

Inventors: Paul Pryor (West Jordan, UT); Pieter G. Roos (Sandy, UT); Richard Weisfield (Los Altos, CA)
Assignee: Varex Imaging Corporation
H04N25/616H04N5/32H04N23/30H04N25/30H04N25/60H04N25/65H04N25/677H04N25/70H04N25/701H04N25/75H04N25/766A61B6/00A61B6/02A61B6/027A61B6/4021H04N25/78
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 11,750,944
App. No.
17/334,353
Granted
Sep 5, 2023
Kind
B2
Abstract

Some embodiments include a system, comprising: a plurality of pixels; a plurality of data lines coupled to the pixels; a plurality of switches coupling the pixels to the data lines; a plurality of readout circuits coupled to the data lines; control logic coupled to the readout circuits, the control logic configured to, for one of the pixels: acquire a first value for the pixel while the corresponding switch is in an off state; reset the corresponding readout circuit corresponding for the pixel; acquire a second value for the pixel after resetting the readout circuit; turn on the corresponding switch; acquire a third value for the pixel after turning on the corresponding switch; and combine the first value, the second value, and the third value into a combined value for the pixel.

Claims (78)

1. A system, comprising:

a plurality of pixels;

a plurality of data lines;

a plurality of switches coupling the pixels to the data lines, wherein each of the pixels is coupled to a corresponding one of the data lines through a corresponding one of the switches;

a plurality of readout circuits coupled to the data lines, wherein each of the data lines is coupled to a corresponding one of the readout circuits;

control logic coupled to the readout circuits, the control logic configured to, for one of the pixels:

acquire a first value for the pixel while the corresponding switch is an off state;

reset the corresponding readout circuit;

acquire a second value for the pixel after resetting the readout circuit;

turn on the corresponding switch;

acquire a third value for the pixel after turning on the corresponding switch; and

combine the first value, the second value, and the third value into a combined value for the pixel.

2. The system of claim 1 , wherein the control logic is further configured to, for the one of the pixels:

store a stored value for the pixel based on the first value; and

combine the second value, the third value, and the stored value into the combined value for the pixel.

3. The system of claim 1 , wherein the control logic is further configured to, for the one of the pixels:

before acquiring the first value for the pixel:

reset the corresponding readout circuit; and

acquire a fourth value for the pixel while the corresponding switch is in an on state; and

combine the first value, the second value, the third value, and the fourth value into the combined value for the pixel.

4. The system of claim 3 , wherein the control logic is further configured to, for the one of the pixels:

add the third value minus the second value and the first value minus the fourth value to combine the first value, the second value, the third value, and the fourth value into the combined value for the pixel.

5. The system of claim 3 , wherein the control logic is further configured to, for the one of the pixels:

combine the first value and the fourth value into a first correlated value;

combine the second value and the third value into a second correlated value; and

combine the first correlated value and the second correlated value into the combined value for the pixel.

6. The system of claim 1 , wherein the control logic is further configured to, for the one of the pixels:

acquire the first value for the pixel for a subsequent frame without resetting the corresponding readout circuit.

7. The system of claim 1 , wherein the control logic is further configured to, for the one of the pixels:

subtract the first value and the second value from the third value to combine the first value, the second value, and the third value into the combined value for the pixel.

8. The system of claim 1 , wherein the control logic is further configured to, for the one of the pixels:

switch between:

a first mode of operation where the first value, the second value, and the third value are combined into the combined value for the pixel; and

a second mode of operation where the second value, and the third value are combined into the combined value for the pixel and acquiring the first value for the pixel while the corresponding switch is in the off state is not performed.

9. The system of claim 1 , further comprising:

an x-ray source configured to generate an x-ray beam;

a detector including the pixels and disposed to receive the x-ray beam.

10. A method, comprising:

acquiring a first value for a pixel coupled to a data line through a switch using a readout circuit while the switch is in an off state;

resetting the readout circuit;

acquiring a second value for the pixel after resetting the readout circuit;

turning on the switch;

acquiring a third value for the pixel after turning on the switch; and

combining the first value, the second value, and the third value into a combined value for the pixel.

11. The method of claim 10 , further comprising:

storing a stored value for the pixel based on the first value; and

wherein combining the first value, the second value, and the third value into the combined value for the pixel comprises combining the second value, the third value, and the stored value into the combined value for the pixel.

12. The method of claim 10 , further comprising:

before acquiring the first value for the pixel:

resetting the readout circuit; and

acquiring a fourth value for the pixel while the switch is in an on state; and

wherein combining the first value, the second value, and the third value into the combined value for the pixel comprises combining the first value, the second value, the third value, and the fourth value into the combined value for the pixel.

13. The method of claim 12 , wherein combining the first value, the second value, the third value, and the fourth value into the combined value for the pixel comprises:

adding the third value minus the second value and the first value minus the fourth value.

14. The method of claim 12 , further comprising:

combining the first value and the fourth value into a first correlated value;

combining the second value and the third value into a second correlated value; and

combine the first correlated value and the second correlated value into the combined value for the pixel.

15. The method of claim 10 , further comprising:

acquiring the first value for the pixel for a subsequent frame without resetting the corresponding readout circuit.

16. The method of claim 10 , wherein combining the first value, the second value, and the third value into the combined value for the pixel comprises:

subtracting the first value and the second value from the third value.

17. The method of claim 10 , further comprising

switching between:

a first mode of operation where the first value, the second value, and the third value are combined into the combined value for the pixel; and

a second mode of operation where the second value, and the third value are combined into the combined value for the pixel and acquiring the first value for the pixel while the corresponding switch is in the off state is not performed.

18. The method of claim 10 , further comprising:

generating an x-ray beam using an x-ray source; and

generating an image using a detector including the pixel disposed to receive the x-ray beam.

19. A system, comprising:

means for acquiring a first value for a pixel coupled to a data line through a switch using a readout circuit while the switch is in an off state;

means for resetting the readout circuit;

means for acquiring a second value for the pixel after resetting the readout circuit;

means for turning on the switch;

means for acquiring a third value for the pixel after turning on the switch; and

means for combining the first value, the second value, and the third value into a combined value for the pixel.

20. The system of claim 19 , further comprising:

means for acquiring the first value for the pixel for a subsequent frame without resetting the corresponding readout circuit.

Assignments (6)
RELEASE OF SECURITY INTEREST Recorded Mar 13, 2026
From: ZIONS BANCORPORATION, N.A. DBA ZIONS FIRST NATIONAL BANK
To: VAREX IMAGING CORPORATION
Reel/Frame 075081/0623 →
RELEASE OF SECURITY INTEREST Recorded Mar 13, 2026
From: COMPUTERSHARE TRUST COMPANY, N.A.
To: VAREX IMAGING CORPORATION
Reel/Frame 074075/0921 →
SECURITY AGREEMENT (NOTES) Recorded Dec 20, 2024
From: VAREX IMAGING CORPORATION
To: COMPUTERSHARE TRUST COMPANY, NATIONAL ASSOCATION, AS NOTES COLLATERAL AGENT
Reel/Frame 069746/0628 →
SECURITY INTEREST Recorded Mar 29, 2024
From: VAREX IMAGING CORPORATION
To: ZIONS BANCORPORATION, N.A. DBA ZIONS FIRST NATIONAL BANK, AS ADMINISTRATIVE AGENT
Reel/Frame 066949/0657 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Aug 26, 2021
From: PRYOR, PAUL, MR; ROOS, PIETER G, MR; WEISFIELD, RICHARD, MR
To: VAREX IMAGING CORPORATION
Reel/Frame 057298/0615 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Aug 12, 2021
From: PRYOR, PAUL, MR; ROOS, PIETER G, MR; WEISFIELD, RICHARD, MR
To: VAREX IMAGING CORPORATION
Reel/Frame 057166/0772 →
Continuity (1)
Related Publication 20220385837A1 · Dec 1, 2022