IP Library Granted Patent US 11,809,335
Granted Patent B2
US 11,809,335 · App. 17/337,130 · Granted Nov 7, 2023

Apparatuses and methods for securing an access protection scheme

Inventors: Danilo Caraccio (Buonalbergo, IT); Graziano Mirichigni (Vimercate, IT)
G06F12/1458G06F12/1408G06F21/79G06F2212/1052
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 11,809,335
App. No.
17/337,130
Granted
Nov 7, 2023
Kind
B2
Abstract

A device includes a memory. The device also includes a controller. The controller includes a register configured to store an indication of whether an ability of a received command to alter an access protection scheme of the memory is enabled. The received command may alter the access an access protection scheme of the memory responsive to the indication.

Claims (29)

1. An apparatus, comprising:

a memory; and

a controller configured to receive a command related to an access protection scheme of the memory, wherein the controller is configured to prevent access to a register storing an indication of the access protection scheme of the memory until the command is authenticated as being properly issued from an authorized sender.

2. The apparatus of claim 1 , wherein the controller is configured to allow access to the register storing the indication of the access protection scheme responsive to authentication of the command received by the controller.

3. The apparatus of claim 2 , wherein the command is configured to set enable or disable a secure write protection mode of at least a portion of the memory in conjunction with the access protection scheme.

4. The apparatus of claim 2 , wherein the command is configured to enable or clear a write protection mode of at least a portion of the memory in conjunction with the access protection scheme.

5. The apparatus of claim 2 , wherein the command is configured to check a secure write protection mode of at least a portion of the memory in conjunction with the access protection scheme.

6. The apparatus of claim 2 , wherein the command is configured to alter boot partition access of the memory in conjunction with the access protection scheme.

7. The apparatus of claim 1 , wherein the controller is configured to authenticate the command by accessing a pre-loaded cryptographic key.

8. The apparatus of claim 7 , wherein the controller is configured to authenticate the command by generating a message authentication code responsive to the pre-loaded cryptographic key.

9. The apparatus of claim 8 , wherein the controller is configured to authenticate the command by comparing the message authentication code with a second message authentication code associated with the command.

10. The apparatus of claim 9 , wherein the controller is configured to allow access to the register storing the indication of the access protection scheme responsive to the message authentication code matching the second message authentication code associated with the command.

11. The apparatus of claim 1 , wherein the memory and the controller are included in an embedded multimedia card (eMMC) as the apparatus.

12. The apparatus of claim 1 , wherein the access protection scheme protects write access or erase access of the memory.

13. An apparatus, comprising:

a memory; and

a controller configured to receive a command related to an access protection scheme of the memory, wherein the controller is configured to generate a first message authentication code, wherein the controller is configured to determine whether the first message authentication code is equivalent to a second message authentication code received as part of the command, and wherein the controller is configured to allow access to an indication of the access protection scheme of the memory responsive to the first message authentication code matching the second message authentication code.

14. The apparatus of claim 13 , wherein the controller is configured to access a preloaded key stored in the apparatus and generate the first message authentication code responsive to the pre-loaded key.

15. The apparatus of claim 13 , wherein to allow access to the indication of the access protection scheme, the controller is configured to allow alteration of the indication.

16. The apparatus of claim 13 , wherein to allow access to the indication of the access protection scheme, the controller is configured to allow checking of the indication.

17. A tangible non-transitory machine readable storage medium configured to store instructions, which when executed by a processing device, cause the processing device to:

interpret a request to access an access protection scheme of a memory, wherein the request comprises a message authentication code generated responsive to a cryptographic key associated with the memory; and

prevent access to an indication of the access protection scheme of the memory until the request is authenticated as being properly issued from an authorized sender.

18. The tangible non-transitory machine readable storage medium of claim 17 , wherein the instructions further cause the processing device to:

generate a second message authentication code;

determine whether the message authentication code is equivalent to the second message authentication code; and

allow access to the indication of the access protection scheme of the memory responsive to the message authentication code matching the second message authentication code.

19. The tangible non-transitory machine readable storage medium of claim 17 , wherein the instructions comprise instructions to alter the indication of the access protection scheme as allowing access to the indication of the access protection scheme.

20. The tangible non-transitory machine readable storage medium of claim 17 , wherein the instructions comprise instructions to check the indication of the access protection scheme as allowing access to the indication of the access protection scheme.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Sep 19, 2023
From: MICRON TECHNOLOGY, INC.
To: LODESTAR LICENSING GROUP, LLC
Reel/Frame 064955/0402 →
Continuity (3)
Continuation 14677712 · Apr 2, 2015
Provisional Application 61976976 · Apr 8, 2014
Related Publication 20210286737A1 · Sep 16, 2021