IP Library Granted Patent US 11,605,646
Granted Patent B2
US 11,605,646 · App. 17/350,161 · Granted Mar 14, 2023

Semiconductor storage device and method of manufacturing the same

Inventors: Kazuhiro Nojima (Yokkaichi Mie, JP); Kojiro Shimizu (Yokkaichi Mie, JP)
Assignee: KIOXIA CORPORATION
H01L27/11582G11C5/063H01L27/1157H01L27/11565H01L27/11573H01L27/11575
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 11,605,646
App. No.
17/350,161
Granted
Mar 14, 2023
Kind
B2
Abstract

A semiconductor storage device includes a logic circuit formed on a substrate, a first area formed on the logic circuit and has a plurality of first insulating layers and a plurality of conductive layers alternately stacked in a first direction, a plurality of memory pillars MP which extend in the first area in the first direction, a second area which is formed on the logic circuit and has the plurality of first insulating layers 33 and a plurality of second insulating layers alternately stacked in the first direction, and a contact plug CP 1 which extends in the second area in the first direction and is connected to the logic circuit.

Claims (33)

1. A semiconductor storage device comprising:

a logic circuit provided on a substrate;

a first stacked body provided above the logic circuit and including a plurality of first insulating layers and a plurality of conductive layers alternately stacked in a first direction;

a plurality of memory pillars extending in the first stacked body in the first direction;

a second stacked body provided above the logic circuit and including the plurality of first insulating layers and a plurality of second insulating layers alternately stacked in the first direction;

a contact plug extending in the second stacked body in the first direction and connected to the logic circuit, the contact plug electrically isolated from the plurality of conductive layers;

a first slit provided between the first stacked body and the second stacked body, and extending in the first direction and a second direction intersecting the first direction; and

a second slit extending through the first stacked body in the first direction and a second direction intersecting with the first direction to isolate the conductive layers to separate the first stacked body in a third direction intersecting with the first direction and the second direction;

wherein an upper end of the first slit is shifted from an upper end of the second slit along the first direction.

2. The semiconductor storage device according to claim 1 ,

wherein the upper end of the first slit is lower than the upper end of the second slit.

3. The semiconductor storage device according to claim 1 , wherein the first slit has a plurality of pillar bodies continuously arranged in the second direction, and each of the pillar bodies extends in the first direction.

4. The semiconductor storage device according to claim 1 , wherein the first slit includes at least one of a silicon oxide layer or an aluminum oxide layer.

5. The semiconductor storage device according to claim 1 , wherein the first slit includes a film having a material the same as a material of one of the plurality of memory pillars.

6. The semiconductor storage device according to claim 1 , wherein the first insulating layers includes silicon oxide layers, and the second insulating layers includes silicon nitride layers.

7. The semiconductor storage device according to claim 1 , wherein the first slit has a plate shape extending in a second direction intersecting with the first direction.

8. A semiconductor storage device comprising:

a logic circuit provided on a substrate;

a first stacked body provided above the logic circuit and including a plurality of first insulating layers and a plurality of conductive layers alternately stacked in a first direction;

a plurality of memory pillars extending in the first stacked body in the first direction;

a second stacked body provided above the logic circuit and including the plurality of first insulating layers and a plurality of second insulating layers alternately stacked in the first direction;

a bit line provided above the first stacked body and the second stacked body and extending in a second direction;

a contact plug which extends in the second stacked body in the first direction and couples the logic circuit to the bit line;

a first slit provided between the first stacked body and the second stacked body, and extending in the first direction and a second direction intersecting the first direction; and

a second slit extending through the first stacked body in the first direction and a second direction intersecting with the first direction to isolate the conductive layers to separate the first stacked body in a third direction intersecting with the first direction and the second direction;

wherein an upper end of the first slit is shifted from an upper end of the second slit along the first direction.

9. The semiconductor storage device according to claim 8 ,

wherein the upper end of the first slit is lower than the upper end of the second slit.

10. The semiconductor storage device according to claim 8 , wherein the first slit has a plurality of pillar bodies continuously arranged in the second direction, and each of the pillar bodies extends in the first direction.

11. The semiconductor storage device according to claim 8 , wherein the first slit includes at least one of a silicon oxide layer or an aluminum oxide layer.

12. The semiconductor storage device according to claim 8 , wherein the first slit includes a film having a material the same as a material of one of the plurality of memory pillars.

13. The semiconductor storage device according to claim 8 , wherein the first insulating layers includes silicon oxide layers, and the second insulating layers includes silicon nitride layers.

14. The semiconductor storage device according to claim 8 , wherein the first slit has a plate shape extending in a second direction intersecting with the first direction.

Assignments (1)
CHANGE OF NAME Recorded Jan 17, 2022
From: TOSHIBA MEMORY CORPORATION
To: KIOXIA CORPORATION
Reel/Frame 058751/0379 →
Priority Claims (1)
JP JP2018-175669 · Sep 20, 2018 · national
Continuity (2)
Continuation 16283589 · Feb 22, 2019
Related Publication 20210313350A1 · Oct 7, 2021