IP Library Granted Patent US 11,748,025
Granted Patent B2
US 11,748,025 · App. 17/363,521 · Granted Sep 5, 2023

Nonvolatile memory device, data storage device including the same and operating method thereof

Inventor: Jee Yul Kim (Gyeonggi-do, KR)
Assignee: SK hynix Inc.
G06F3/0655G06F3/061G06F3/0679
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 11,748,025
App. No.
17/363,521
Granted
Sep 5, 2023
Kind
B2
Abstract

A nonvolatile memory device may include: a memory cell array operated by a first voltage, and including a plurality of memory cells; a peripheral circuit operated by the first voltage, and configured to store data in the memory cell array or read data from the memory cell array; an operation recorder operated by a second voltage, and configured to record information on an operation being performed in the nonvolatile memory device; and a control logic operated by the first voltage, and configured to control the peripheral circuit such that the nonvolatile memory device performs an operation corresponding to a command received from an external device, and control the operation recorder to store the information on the operation being performed in the nonvolatile memory device.

Claims (11)

1. A nonvolatile memory device comprising:

a memory cell array operated by a first voltage, and comprising a plurality of memory cells;

a peripheral circuit operated by the first voltage, and configured to store data in the memory cell array or read data from the memory cell array;

an operation recorder operated by a second voltage, and configured to record information on an operation being performed in the nonvolatile memory device; and

a control logic operated by the first voltage, and configured to control the peripheral circuit such that the nonvolatile memory device performs an operation corresponding to a command received from an external device, and control the operation recorder to store the information on the operation being performed in the nonvolatile memory device; and

an input/output (I/O) interface operated by the second voltage, and configured to transmit data to, and receive data from, the external device,

wherein, when the nonvolatile memory device is powered off due to an interruption to supply of the first voltage, the I/O interface provides an information request command received from the external device to the operation recorder, and the operation recorder provides the recorded operation information to the external device through the I/O interface in response to the information request command received from the external device.

2. The nonvolatile memory device according to claim 1 , wherein the operation recorder comprises an operation information register configured to store the information on the operation being performed in the nonvolatile memory device.

3. The nonvolatile memory device according to claim 2 , wherein the operation recorder further comprises a recording control circuit configured to record the information on the operation which is being performed in the nonvolatile memory device, and store the recorded information in the operation information register according to control of the control logic.

4. The nonvolatile memory device according to claim 1 , wherein, when the memory cell array, the peripheral circuit and the control logic of the nonvolatile memory device, which were powered off due to the interruption to supply of the first voltage, are recovered to a normal state, the I/O interface provides the information request command received from the external device to the control logic, and the control logic provides the operation information recorded in the operation recorder to the external device through the I/O interface in response to the information request command.

5. The nonvolatile memory device according to claim 1 , wherein the information on the operation comprises at least one of an operation code, an applied pulse count, a verify count, and a remaining pulse count.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded May 7, 2024
From: SK HYNIX INC.
To: MIMIRIP LLC
Reel/Frame 067335/0246 →