IP Library Granted Patent US 11,916,063
Granted Patent B2
US 11,916,063 · App. 17/397,583 · Granted Feb 27, 2024

Electrostatic discharge protection device

Inventors: Joung Cheul Choi (Daejeon, KR); Chang Seok Song (Gyeonggi-do, KR)
Assignee: SK hynix Inc.
H01L27/0277H01L27/0255H01L27/0262H01L27/0274H01L27/0288H01L27/0292H01L29/7408H02H9/046H01L29/7404
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 11,916,063
App. No.
17/397,583
Granted
Feb 27, 2024
Kind
B2
Abstract

An electrostatic discharge (ESD) protection device includes a pad, a diode, a gate ground NMOS (GGNMOS) transistor and a thyristor. The diode includes an anode connected with the pad. The GGNMOS transistor is connected between a cathode of the diode and a ground terminal. The thyristor is formed between the diode and the ground terminal when an ESD current may flow from the pad.

Claims (26)

1. An electrostatic discharge (ESD) protection device comprising:

a pad;

a diode electrically connected with the pad;

a gate ground NMOS (GGNMOS) transistor electrically connected between the diode and a voltage line; and

a thyristor selectively generated in a connecting node between the diode and the GGNMOS transistor when an ESD event is generated in the pad,

wherein the GGNMOS transistor includes an impurity region formed in an active region between a source and a gate, and the impurity region is formed of impurities having a conductive type opposite to a conductive type of impurities constituting the source.

2. The ESD protection device of claim 1 , wherein the diode includes an anode connected to the pad, and a cathode connected to the GGNMOS transistor.

3. The ESD protection device of claim 1 ,

wherein the gate and the source of the GGNMOS transistor are electrically connected to the voltage line, and

a drain of the GGNMOS transistor is electrically connected to the diode.

4. The ESD protection device of claim 1 , wherein the GGNMOS transistor includes a first resistor formed between the gate and the source.

5. The ESD protection device of claim 4 , wherein the first resistor is generated in the impurity region.

6. The ESD protection device of claim 1 , further comprising:

a capacitor connected between a gate of the GGNMOS transistor and an anode of the diode.

7. The ESD protection device of claim 1 , wherein the thyristor is generated as a parasitic between the GGNMOS transistor and the diode.

8. The ESD protection device of claim 1 , further comprising:

a second resistor generated between the diode and thyristor.

9. The ESD protection device of claim 8 , wherein a resistance of the second resistor includes a junction resistance of the diode.

10. The ESD protection device of claim 1 , wherein the voltage line is a line for transmitting a ground voltage.

11. An electrostatic discharge (ESD) protection device connected between a pad and a ground terminal, comprising:

a diode electrically connected with the pad;

a gate ground NMOS (GGNMOS) transistor electrically connected between the diode and the ground terminal, the GGNMOS including a gate and a source electrically connected to the ground terminal, a drain electrically connected to the diode, and a first resistor generated by an impurity region between the gate and the source; and

at least two parasitic bipolar transistors generated between the pad and the ground terminal, the parasitic bipolar transistors generated between a junction for forming the diode and junctions for forming the GGNMOS transistor, when the ESD event is generated in the pad.

12. The ESD protection device of claim 11 , wherein the at least two parasitic bipolar transistors include a pnp parasitic bipolar transistor and a npn parasitic bipolar transistor,

wherein the pnp parasitic bipolar transistor and the npn parasitic bipolar transistor are electrically connected to form a thyristor.

13. The ESD protection device of claim 11 , wherein the impurity region for the first resistor includes a first conductivity type and the source includes a second conductivity type opposite to the first conductivity type.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded May 7, 2024
From: SK HYNIX INC.
To: MIMIRIP LLC
Reel/Frame 067335/0246 →