IP Library Granted Patent US 12,353,175
Granted Patent B2
US 12,353,175 · App. 17/405,660 · Granted Jul 8, 2025

Method and computer system for generating a decision logic for a controller

Inventors: Jan Poland (Nussbaumen, CH); Adamantios Marinakis (Fislisbach, CH); Ioannis Lymperopoulos (Dietikon, CH); Yaman Cansin Evrenosoglu (Baden, CH); Pawel Dawidowski (Malopolskie, PL); Sinisa Zubic (Vasteras, SE)
Assignee: Hitachi Energy Ltd
G05B13/027
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,353,175
App. No.
17/405,660
Granted
Jul 8, 2025
Kind
B2
Abstract

Machine learning, ML, using labeled data is performed to thereby train a ML model to generate decision logic for a controller of an IACS, in particular a power system controller. The ML model has ML model inputs and ML model outputs. The ML model is decomposed into a plurality of computational sub-processes, wherein intermediate signals output by one of the computational sub-processes are input into a consecutive one of the computational sub-processes. Information on the trained ML model is generated based on the intermediate signals and is output for interpretation, verification, visualization, and/or inspection of at least one of the computational sub-processes.

Claims (56)

1. A method of generating a decision logic for a controller of an Industrial Automation Control System, IACS, in particular for a controller for power system protection or power system control, the method comprising:

performing machine learning, ML, using labeled data to thereby train a ML model to generate the decision logic, wherein

the ML model has ML model inputs and ML model outputs, and

the ML model is decomposed by introducing one or more checkpoints into the ML model to divide the ML model into a plurality of computational sub-processes, wherein, at each checkpoint, intermediate signals output by one of the computational sub-processes are input into a subsequent one of the computational sub-processes, and wherein, at at least one checkpoint, a total number of the intermediate signals is equal to or less than three or when the total number of the intermediate signals is greater than three, the at least one integrated circuit is adapted to perform a projection of a decision boundary into a two-or three-dimensional space;

generating and outputting a visual representation of values of the intermediate signals of at least one of the computational sub-processes;

generating the decision logic for the controller using the ML model;

deploying the decision logic to the controller for execution; and

executing, by the controller, the decision logic during operation of the power system.

2. The method of claim 1 , further comprising:

controlling an optical output device to output the visual representation.

3. The method of claim 2 , wherein the visual representation depends on at least one decision boundary or numerical function of the decision logic as a function of the intermediate signals.

4. The method of claim 2 , wherein the decision logic is a classifier that determines which one of at least two different control actions is to be performed, and wherein the visual representation visualizes decision boundaries separating the control actions.

5. The method of claim 1 , wherein the three or less intermediate signals are three or less real-valued scalars.

6. The method of claim 2 , wherein the method further comprises performing a linear or nonlinear projection of a decision boundary into a two-or three-dimensional space, wherein the visual representation visualizes the projection of the decision boundary.

7. The method of claim 6 , further comprising

selectively modifying the ML model, including removing and/or replacing at least part of a computational graph, and

repeating the supervised ML for the modified ML model.

8. The method of claim 1 , wherein the ML is performed iteratively by learning in stages.

9. The method of claim 1 , wherein the ML model receives plural sets of ML model inputs, wherein the method further comprises generating aggregated information from the plural sets of ML model inputs and using the aggregated information in combination with the intermediate signals to generate the visual representation.

10. The method of claim 9 , wherein the plural sets of ML model inputs are grouped according to time or according to signal type.

11. The method of claim 9 , wherein in dependence on a type of the decision logic, the plural sets of ML model inputs are grouped by signal type to provide the input of the ML model or grouped by time to provide the input of the ML model.

12. The method of claim 1 , wherein the ML model includes at least one artificial neural network.

13. The method of claim 1 , wherein the decision logic is a power system protection logic.

14. The method of claim 1 , wherein the ML model outputs correspond to control actions for immediate trip, trip with delay, and restrain, and wherein the ML model inputs include at least one of the following:

3-phase admittances;

3-phase impedances;

phasors, including voltages and currents;

raw voltages and/or currents;

superimposed voltages and/or currents;

voltages and/or currents filtered using a digital filter;

alpha-beta transformed voltages and/or currents;

DQ-transformed voltages and/or currents;

Fourier transformed voltages and/or currents;

wavelet transformed voltages and/or currents.

15. The method of claim 1 , wherein a first one of the plurality of computational sub-processes comprises a first artificial neural network, and wherein a second one of the plurality of computational sub-processes comprises a second artificial neural network that is different from the first artificial neural network.

16. The method of claim 1 , wherein the decision logic is a decision logic for a digital protection relay.

17. A computer system for generating a decision logic for a controller of an Industrial Automation Control System, IACS, in particular for a controller for power system protection or power system control, the computer system comprising:

at least one integrated circuit adapted to:

perform machine learning, ML, using labeled data to thereby train a ML model to generate the decision logic, wherein

the ML model has ML model inputs and ML model outputs, and

the ML model is decomposed by introducing one or more checkpoints into the ML model to divide the ML model into a plurality of computational sub-processes, wherein, at each checkpoint, intermediate signals output by one of the computational sub-processes are input into a subsequent one of the computational sub-processes, and wherein, at at least one checkpoint, a total number of the intermediate signals is equal to or less than three or when the total number of the intermediate signals is greater than three, the at least one integrated circuit is adapted to perform a projection of a decision boundary into a two-or three-dimensional space;

generate and output a visual representation of values of the intermediate signals of at least one of the computational sub-processes;

generate the decision logic for the controller using the ML model; and

deploy the decision logic to at least one integrated circuit of the controller that is adapted to execute the decision logic during operation of the power system; and

an output interface adapted to output the visual representation.

18. An Industrial Automation Control System, IACS, in particular a power system, comprising:

a controller adapted to execute a decision logic to decide which one of a plurality control actions must be taken; and

a computer system for generating the decision logic, the computer system comprising:

at least one integrated circuit adapted to:

perform machine learning, ML, using labeled data to thereby train a ML model to generate the decision logic, wherein

the ML model has ML model inputs and ML model outputs, and

the ML model is decomposed by introducing one or more checkpoints into the ML model to divide the ML model into a plurality of computational sub-processes, wherein, at each checkpoint, intermediate signals output by one of the computational sub-processes are input into a subsequent one of the computational sub-processes, and wherein, at at least one checkpoint, a total number of the intermediate signals is equal to or less than three or when the total number of the intermediate signals is greater than three, the at least one integrated circuit is adapted to perform a projection of a decision boundary into a two-or three-dimensional space;

generate and output a visual representation of values of the intermediate signals of at least one of the computational sub-processes;

generate the decision logic for the controller using the ML model; and

deploy the decision logic to the controller; and

an output interface adapted to output the visual representation.

Assignments (3)
MERGER Recorded Nov 13, 2023
From: HITACHI ENERGY SWITZERLAND AG
To: HITACHI ENERGY LTD
Reel/Frame 065548/0918 →
CHANGE OF NAME Recorded Dec 31, 2021
From: ABB POWER GRIDS SWITZERLAND AG
To: HITACHI ENERGY SWITZERLAND AG
Reel/Frame 058601/0692 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Aug 18, 2021
From: POLAND, JAN; MARINAKIS, ADAMANTIOS; LYMPEROPOULOS, IOANNIS; EVRENOSOGLU, YAMAN CANSIN; DAWIDOWSKI, PAWEL; ZUBIC, SINISA
To: ABB POWER GRIDS SWITZERLAND AG
Reel/Frame 057217/0378 →
Priority Claims (1)
EP 20191650 · Aug 19, 2020 · regional
Continuity (1)
Related Publication 20220057759A1 · Feb 24, 2022
References Cited (21)
US 20090204267A1 · Sustaeta et al. · 2009 [cited by applicant]
US 20120323558A1 · Nolan · 2012 [cited by examiner]
US 20150127590A1 · Gay · 2015 [cited by examiner]
US 20160219071A1 · Vasseur et al. · 2016 [cited by applicant]
US 20170093160A1 · Bell · 2017 [cited by examiner]
US 20180245809A1 · Endel · 2018 [cited by examiner]
US 20190221313A1 · Rim · 2019 [cited by examiner]
US 20200012500A1 · Kern · 2020 [cited by examiner]
US 20200119556A1 · Shi et al. · 2020 [cited by applicant]
US 20200250076A1 · Yu · 2020 [cited by examiner]
US 20200292608A1 · Yan · 2020 [cited by examiner]
US 20230062725A1 · Pal · 2023 [cited by examiner]
CN 110417351A · 2019 [cited by examiner]
CN 111144554A · 2020 [cited by applicant]
JP H6165387A · 1994 [cited by applicant]
JP H7322473A · 1995 [cited by applicant]
JP 2017194782A · 2017 [cited by applicant]
JP 2019179400A · 2019 [cited by applicant]
Extended European Search Report for corresponding EP Application No. 20191650.9 dated Jan. 25, 2021, 8 pages. [cited by applicant]
Pytorch, Achieving the Visualization of Middle Layers of Neural Networks, Jun. 20, 2020, https://blog.csdn. net, 5 pages. [cited by applicant]
Alain et al., “Understanding intermediate layers using linear classifier probes”, Oct. 5, 2016, 30th Conference on Neural Information Processing Systems (NIPS 2016), Barcelona, Spain, 9 pages. [cited by applicant]