IP Library Granted Patent US 12,602,228
Granted Patent B2
US 12,602,228 · App. 17/442,987 · Granted Apr 14, 2026

Neuromorphic processor and neuromorphic processing method

Inventors: Amirreza Yousefzadeh (Eindhoven, NL); Orlando Miguel Pires Dos Reis Moreira (Eindhoven, NL); Gokturk Cinserin (Son en Breugel, NL)
Assignee: Snap Inc.
G06F9/3001G06N3/063
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,602,228
App. No.
17/442,987
Granted
Apr 14, 2026
Kind
B2
Abstract

A neuromorphic processor and a neuromorphic processing method are provided. The neuromorphic processor includes a plurality of neuromorphic elements, a message exchange facility, and a computation unit. The plurality of neuromorphic elements each has a respective state memory entry for storing their state. The message exchange facility enables neuromorphic elements to transmit neural event messages, and to receive transmitted neural event messages. A neural event message includes a message type indicating that the neural event message is an accumulation message or a leakage message. An accumulation message instructs the computation unit to modify a state value of a destination neuromorphic element by addition or subtraction of a value indicated as a message parameter in the accumulation message. A leakage message instructs the computation unit to modify the state value by reduction of the state value with a leakage value that is correlated with the state value.

Claims (36)

1 . A neuromorphic processor comprising:

a plurality of neuromorphic elements, each neuromorphic element of the plurality of neuromorphic elements having a respective state memory entry for storing a state of the neuromorphic element;

a message exchange facility to enable the plurality of neuromorphic elements to transmit neural event messages and to receive transmitted neural event messages, wherein a neural event message includes:

an indication of one or more of the plurality of neuromorphic elements selected as a destination, and

a message type; and

a computation unit to update the state of a respective one of the plurality of neuromorphic elements based on a received neural event message received by the respective one of the plurality of neuromorphic elements;

wherein the message type of the received neural event message indicates that the received neural event message is an accumulation message or a leakage message,

wherein the accumulation message instructs the computation unit to modify a state value of the respective one of the plurality of neuromorphic elements by addition or subtraction of a value indicated as a parameter in the accumulation message, and

wherein the leakage message instructs the computation unit to modify the state value by reduction of the state value with a leakage value that is correlated with the state value.

2 . The neuromorphic processor according to claim 1 , wherein the leakage value is equal to a binary shifted difference between the state value and a bias value.

3 . The neuromorphic processor according to claim 2 , wherein a binary shift is specified by a binary shift value specified as a parameter in the leakage message.

4 . The neuromorphic processor according to claim 2 , wherein the bias value is specified as a parameter in the leakage message.

5 . The neuromorphic processor according to claim 2 , wherein the bias value is a predetermined value.

6 . The neuromorphic processor according to claim 1 , wherein the plurality of neuromorphic elements form a neuromorphic cluster of neuromorphic elements, and wherein the plurality of neuromorphic elements share a common memory facility.

7 . The neuromorphic processor according to claim 6 , wherein the neuromorphic cluster is to update the states of the plurality of neuromorphic elements of the neuromorphic cluster on a time-shared basis.

8 . The neuromorphic processor according to claim 1 , wherein each respective neuromorphic element of the plurality of neuromorphic elements comprises a respective computation unit having dedicated access to the respective state memory entry for the respective neuromorphic element.

9 . The neuromorphic processor according to claim 6 ,

wherein the neuromorphic cluster is one of a plurality of neuromorphic clusters, and

wherein each one of the plurality of neuromorphic clusters have access to a message exchange network.

10 . A neuromorphic processing method comprising:

storing a state of each one of a plurality of neuromorphic elements in a respective state memory entry of a plurality of state memory entries;

enabling neuromorphic elements of the plurality of neuromorphic elements to transmit neural event messages, and to receive transmitted neural event messages, a neural event message including an indication of one or more of the plurality of neuromorphic elements selected as a destination, and a message type; and

updating the state of a respective one of the plurality of neuromorphic elements based on a received neural event message received by the respective one of the plurality of neuromorphic elements;

wherein the message type of the received neural event message indicates that the received neural event message is an accumulation message or a leakage message,

wherein the accumulation message causes modifying of a state value of the respective one of the plurality of neuromorphic elements by addition or subtraction of a value indicated as a parameter in the accumulation message, and

wherein the leakage message causes modifying of the state value by reduction of the state value with a leakage value that is correlated with the state value.

11 . The neuromorphic processor according to claim 3 , wherein the bias value is specified as a parameter in the leakage message.

12 . The neuromorphic processor according to claim 3 , wherein the bias value is a predetermined value.

13 . The neuromorphic processor according to claim 1 , wherein the leakage value is correlated with the state value and dependent on one or more parameters contained in the leakage message.

14 . The neuromorphic processing method according to claim 10 , wherein the leakage value is correlated with the state value and dependent on one or more parameters contained in the leakage message.

15 . The neuromorphic processing method according to claim 10 , wherein the leakage value is equal to a binary shifted difference between the state value and a bias value.

16 . The neuromorphic processing method according to claim 15 , wherein a binary shift is specified by a binary shift value specified as a parameter in the leakage message.

17 . The neuromorphic processing method according to claim 15 , wherein the bias value is specified as a parameter in the leakage message.

18 . The neuromorphic processing method according to claim 15 , wherein the bias value is a predetermined value.

19 . The neuromorphic processing method according to claim 10 , wherein the plurality of neuromorphic elements form a neuromorphic cluster of neuromorphic elements, and wherein the plurality of neuromorphic elements share a common memory facility.

20 . The neuromorphic processing method according to claim 19 , comprising updating the states of the plurality of neuromorphic elements of the neuromorphic cluster on a time-shared basis.

Assignments (2)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded May 28, 2024
From: GRAI MATTER LABS S.A.S.
To: SNAP INC.
Reel/Frame 067537/0339 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded May 18, 2022
From: YOUSEFZADEH, AMIRREZA; PIRES DOS REIS MOREIRA, ORLANDO MIGUEL; CINSERIN, GOKTURK
To: GRAI MATTER LABS S.A.S.
Reel/Frame 059943/0179 →
Priority Claims (1)
EP 19165180 · Mar 26, 2019 · regional
Continuity (1)
Related Publication 20220171619A1 · Jun 2, 2022
References Cited (20)
EP 3716153 · 2020 [cited by applicant]
EP 3948676 · 2022 [cited by applicant]
WO 2020193689 · 2020 [cited by applicant]
Davies, Mike, et al. “Loihi: A neuromorphic manycore processor with on-chip learning.” leee Micro 38.1 (2018): 82-99. (Year: 2018). [cited by examiner]
Akopyan, Filipp, et al. “Truenorth: Design and tool flow of a 65 mw 1 million neuron programmable neurosynaptic chip.” IEEE transactions on computer-aided design of integrated circuits and systems 34.10 (2015): 1537-155… [cited by examiner]
Furber, Steve B., et al. “The spinnaker project.” Proceedings of the IEEE 102.5 (2014): 652-665. (Year: 2014). [cited by examiner]
European Patent Office, International Search Report in corresponding International Application No. PCT/EP2020/058501, dated Jun. 16, 2020 (2 pages). [cited by applicant]
Azghadi et al., “Spike-Based Synaptic Plasticity in Silicon: Design, Implementation, Application, and Challenges,” Proceedings of the IEEE, vol. 102, No. 5, pp. 717-737 (2014) XP11546620, May 2014. [cited by applicant]
Furber et al., “The SpiNNaker Project,” Proceedings of the IEEE, vol. 102, No. 5, pp. 652-665 (May 2014) XP011546624. [cited by applicant]
“International Application Serial No. PCT/EP2020/058501, Written Opinion mailed Jun. 16, 2020”, 7 pgs. [cited by applicant]
“International Application Serial No. PCT/EP2020/058501, International Preliminary Report on Patentability mailed Oct. 7, 2021”, 9 pgs. [cited by applicant]
“European Application Serial No. 19165180.1, Extended European Search Report mailed Sep. 13, 2019”, 7 pgs. [cited by applicant]
“European Application Serial No. 19165180.1, Noting of loss of rights mailed Apr. 22, 2021”, 2 pgs. [cited by applicant]
“European Application Serial No. 20714211.8, Response to Communication pursuant to Rules 161(1) and 162 EPC filed Dec. 28, 2021”, 15 pgs. [cited by applicant]
Akopyan, Filipp, “True North: Design and Tool Flow of a 65 mW 1 Million Neuron Programmable Neurosynaptic Chip”, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 34, No. 10, (Oct. 2015… [cited by applicant]
Orchard, Garrick, “HFirst: A Temporal Approach to Object Recognition”, arXiv:1508.01176v1 [cs.CV], (Aug. 5, 2015), 13 pgs. [cited by applicant]
Yousefzadeh, A., “Hardware Implementation of Convolutional STDP for On-line Visual Feature Learning”, May 2017 IEEE International Symposium on Circuits and Systems (ISCAS), (2017), 4 pgs. [cited by applicant]
“European Application Serial No. 20714211.8, Communication Pursuant to Article 94(3) EPC mailed Jun. 26, 2024”, 6 pgs. [cited by applicant]
“European Application Serial No. 20714211.8, Response filed Oct. 8, 2024 to Communication Pursuant to Article 94(3) EPC mailed Jun. 26, 2024”, 19 pgs. [cited by applicant]
“New international patent application in the name of GrAl Matter Labs S.A.S. claiming priority from EP 19165180.1 filed on Mar. 26, 2019”, PCT Direct / informal comments filed Mar. 24, 2020, 10 pgs. [cited by applicant]