IP Library Granted Patent US 11,726,661
Granted Patent B2
US 11,726,661 · App. 17/445,273 · Granted Aug 15, 2023

Information processing apparatus, method for controlling information processing apparatus, non-transitory recording medium storing control tool, host device, non-transitory recording medium storing performance evaluation tool, and performance evaluation method for external memory device

Inventor: Daisuke Hashimoto (Yokohama Kanagawa, JP)
Assignee: KIOXIA CORPORATION
G06F3/0616G06F3/0619G06F3/0647G06F3/0652G06F3/0653G06F3/0659G06F3/0679G06F9/4401G06F11/004G06F11/0754G06F11/1068G06F11/1417G06F11/1456G06F11/3485G06F12/10G11C29/52G06F9/4403G06F9/4406G06F9/4416G06F9/44505G06F11/1461G06F11/3419G06F2201/81G06F2212/1032G06F2212/2022G06F2212/65
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 11,726,661
App. No.
17/445,273
Granted
Aug 15, 2023
Kind
B2
Abstract

According to the embodiments, a nonvolatile memory device is configured to store a normal operating system, and store a bootloader. A host device is capable of initiating the normal operating system by using the bootloader. The host device is configured to determine whether a first condition is established based on information obtained from the nonvolatile memory device; and rewrite, when determined the first condition is established, the bootloader so that an emergency software is initiated when booting the host device. The emergency software is executed on the host device. The host device is capable of issuing only a read command to the nonvolatile memory device under a control of the emergency software.

Claims (39)

1. An information processing device comprising:

a semiconductor memory device including a nonvolatile semiconductor memory, a volatile semiconductor memory, a controller, and a temperature sensor; and

a host device, wherein

the nonvolatile semiconductor memory includes memory cells for storing data, and is configured to electrically erase, in a first unit, data stored in the memory cells, the first unit including a plurality of the memory cells;

each of the nonvolatile semiconductor memory and the volatile semiconductor memory is configured to store first information for specifying a physical address of the nonvolatile semiconductor memory corresponding to logical address information received from the host device,

when receiving a write command from the host device, the controller is configured to generate a correction code by using data specified by the received write command and to store the data and the correction code in the nonvolatile semiconductor memory,

when receiving a read command from the host device, based on data and a corresponding correction code read from the nonvolatile semiconductor memory using the first information, the controller is configured to correct read data,

the nonvolatile semiconductor memory is configured to further store:

second information based on a total number of pieces of write data received according to the received write command;

third information based on a total number of pieces of data read from the nonvolatile semiconductor memory according to the received read command;

fourth information related to a number of pieces of data that have not been corrected by using the corresponding correction code among data read from the nonvolatile semiconductor memory;

fifth information indicating, with the first unit, information corresponding to a number of memory cells in the nonvolatile semiconductor memory that are determined to be unable to write data therein;

sixth information corresponding to a number of the memory cells in the nonvolatile semiconductor memory that are determined to be able to write data therein; and

seventh information based on a temperature measured by using the temperature sensor, and

the host device is configured to:

transmit the write command and the read command to the semiconductor memory device;

read the second information from the semiconductor memory device;

read the third information from the semiconductor memory device;

read the fourth information from the semiconductor memory device;

read the fifth information from the semiconductor memory device;

read the sixth information from the semiconductor memory device;

read the seventh information from the semiconductor memory device;

display, on a display device connected to the host device, first status information of the nonvolatile semiconductor memory based on the read second information or the read third information, second status information of the nonvolatile semiconductor memory based on the read fourth information or the read fifth information, and third status information of the nonvolatile semiconductor memory based on the read seventh information, the second status information indicating a remaining lifespan of the semiconductor memory device; and

display, when the remaining lifespan becomes less than a first threshold, a warning screen on the display device, the warning screen including a message that prompts back up of data stored in the semiconductor memory device.

2. The information processing device according to claim 1 , wherein a color of an icon included in the first status information is changed when the second information or the third information has exceeded a second threshold.

3. The information processing device according to claim 1 , wherein

the host device is configured to transmit, to the semiconductor memory device, a certain command that specifies logical address information, and

the semiconductor memory device is configured to erase, in the first unit, data stored in a corresponding physical address based on the certain command and the logical address information received from the host device, and to change the sixth information.

4. The information processing device according to claim 1 , wherein the host device is configured to acquire third to eighth thresholds respectively corresponding to the second to seventh information from the semiconductor memory device.

5. The information processing device according to claim 4 , wherein the host device is configured to calculate the remaining lifespan based on at least one piece of information among the acquired second to seventh information.

6. The information processing device according to claim 5 , wherein the host device is configured to calculate the remaining lifespan based on at least one piece of the information among the acquired second to seventh information and at least one threshold among the acquired third to eighth thresholds, the at least one threshold among the acquired third to eighth thresholds corresponding to the at least one piece of the information among the acquired second to seventh information.

7. The information processing device according to claim 1 , wherein each of the second to seventh information includes an attribute ID.

8. The information processing device according to claim 1 , wherein the nonvolatile semiconductor memory is a NAND type flash memory, and wherein a capacitance of the semiconductor memory device is larger than a capacitance of data that is accessible from the host device.

9. The information processing device according to claim 1 , wherein

the host device includes a memory, and

the host device is configured to store at least one piece of information among the second to seventh information acquired from the semiconductor memory device into the memory, and configured to display time-series data of the at least one piece of information stored in the memory on the display device.

10. The information processing device according to claim 9 , wherein

the host device further includes a nonvolatile memory, and

the host device is configured to back up the at least one piece of information stored in the memory into the nonvolatile memory, and configured to erase, when data is backed up in the nonvolatile memory, old data among data stored in the nonvolatile memory.

Assignments (2)
MERGER AND CHANGE OF NAME Recorded Jan 21, 2022
From: TOSHIBA MEMORY CORPORATION; K.K. PANGEA
To: TOSHIBA MEMORY CORPORATION
Reel/Frame 058805/0696 →
CHANGE OF NAME Recorded Jan 21, 2022
From: TOSHIBA MEMORY CORPORATION
To: KIOXIA CORPORATION
Reel/Frame 058805/0801 →