IP Library Granted Patent US 11,979,171
Granted Patent B2
US 11,979,171 · App. 17/448,090 · Granted May 7, 2024

Reduced complexity encoders and related systems, methods, and devices

Inventor: Sailaja Akkem (Austin, TX)
Assignee: Microchip Technology Incorporated
H03M13/1174G06F7/523H03K19/21H03M13/616H04L1/0041H04L1/0057
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 11,979,171
App. No.
17/448,090
Granted
May 7, 2024
Kind
B2
Abstract

Reduced complexity encoders and related systems, apparatuses, and methods are disclosed. An apparatus includes a data storage device and a processing circuitry. The data storage device is to store a first data part of a transmit data frame. The transmit data frame is received from one or more higher network layers that are higher than a physical layer. The transmit data frame includes the first data part and a second data part. The second data part includes data bits having known values. The processing circuitry is to retrieve the first data part of the transmit data frame from the data storage device and determine parity vectors for the transmit data frame independently of the second data part responsive to the first data part.

Claims (57)

1. An apparatus, comprising:

a data storage device to store a first data part of a transmit data frame independently of a second data part of the transmit data frame, the transmit data frame received from one or more higher network layers that are higher than a physical layer, the transmit data frame including the first data part and the second data part, the second data part comprising data bits having known values; and

a processing circuitry to:

retrieve the first data part of the transmit data frame from the data storage device; and

determine parity vectors for the transmit data frame responsive to the retrieved first data part, independently of the second data part.

2. The apparatus of claim 1 , wherein the known values of the second data part are zeros.

3. The apparatus of claim 1 , wherein the processing circuitry is to divide the transmit data frame into an auxiliary bit, the first data part, and the second data part.

4. The apparatus of claim 3 , wherein:

the determined parity vectors include a first parity vector and a second parity vector; and

the processing circuitry is to determine the first parity vector independently of both the auxiliary bit and the second data part.

5. The apparatus of claim 4 , wherein the processing circuitry is to determine the second parity vector independently of the second data part and based, at least in part, on the auxiliary bit.

6. The apparatus of claim 3 , wherein the auxiliary bit includes one bit, the first data part includes 1625 bits, and the second data part includes 97 bits.

7. An apparatus, comprising:

a data storage device to store a first data part of a transmit data frame, the transmit data frame received from one or more higher network layers that are higher than a physical layer, the transmit data frame including the first data part and a second data part, the second data part comprising data bits having known values,

wherein the data storage device is further to store only a subset of a column of a generator matrix used to generate parity vectors, the subset of the column of the generator matrix having fewer bits than an entirety of the column of the generator matrix; and

a processing circuitry to:

retrieve the first data part of the transmit data frame from the data storage device; and

determine parity vectors for the transmit data frame independently of the second data part responsive to the first data part.

8. The apparatus of claim 7 , wherein the subset of the column includes a same number of bits as the first data part.

9. The apparatus of claim 1 , wherein the data storage device does not store the second data part.

10. The apparatus of claim 1 , wherein the processing circuitry comprises a single-core processing core.

11. A method of generating parity vectors, the method comprising:

dividing, at a physical layer device, a first data part from a second data part of a transmit data frame, the transmit data frame including at least the first data part and the second data part, the second data part comprising data bits having known values, the transmit data frame received from a network layer higher than a physical layer; and

determining parity vectors for the divided transmit data frame based, at least in part, on the first data part, independently of the second data part.

12. The method of claim 11 , comprising dividing an auxiliary bit from the transmit data frame.

13. The method of claim 12 , wherein the auxiliary bit includes one bit, the first data part includes 1625 bits, and the second data part includes 97 bits.

14. The method of claim 12 , wherein determining the parity vectors independently of the second data part includes determining a first parity vector independently of the second data part and of the auxiliary bit.

15. A method of generating parity vectors, the method comprising:

dividing, at a physical layer device, a first data part from a transmit data frame, the transmit data frame including at least the first data part and a second data part, the second data part comprising data bits having known values, the transmit data frame received from a network layer higher than a physical layer; and

determining parity vectors for the transmit data frame independently of the second data part based, at least in part, on the first data part,

wherein determining the parity vectors independently of the second data part includes determining a first parity vector responsive to the first data part and a subset of a column of a generator matrix (G-matrix).

16. The method of claim 15 , wherein the subset of the column of the G-matrix has a same number of bits as the first data part.

17. A method of generating parity vectors, the method comprising, comprising:

dividing, at a physical layer device, a first data part from a transmit data frame, the transmit data frame including at least the first data part and a second data part, the second data part comprising data bits having known values, the transmit data frame received from a network layer higher than a physical layer; and

determining parity vectors for the transmit data frame independently of the second data part based, at least in part, on the first data part,

wherein determining the parity vectors independently of the second data part includes determining a second parity vector, which includes:

segmenting a subset of an A-matrix, which is a subset of a parity-check matrix, into sub-matrices, a number of ones per row for each of the sub-matrices being less than or equal to five, a final column of the subset of the A-matrix including only five ones;

storing only 35 bits per each row for each of the sub-matrices, every 7 bits of the 35 bits per each row indicating a location of one of the ones, if any, in a corresponding row; and

multiplying the subset of the A-matrix by a transpose of the first data part responsive to the 35 bits per each row for each of the sub-matrices.

18. The method of claim 17 , wherein multiplying the subset of the A-matrix by a transpose of the first data part responsive to the 35 bits per each row for each of the sub-matrices includes performing the multiplying using five XOR gates.

19. A communication system, comprising:

a network interface to communicatively interface with a receiver; and

a physical layer device including a reduced complexity encoder to:

generate a low density parity-check code (LDPC) frame responsive, at least in part, only to a first data part of a transmit data frame independently from a second data part of the transmit data frame, the transmit data frame received from higher network layers that are higher than a physical layer; and

provide the generated LDPC frame through the network interface to the receiver.

20. A communication system, comprising:

a network interface to communicatively interface with a receiver; and

a physical layer device including a reduced complexity encoder to:

generate a low density parity-check code (LDPC) frame responsive to a first data part of a transmit data frame independently from a second data part of the transmit data frame, the transmit data frame received from higher network layers that are higher than a physical layer; and

provide the LDPC frame through the network interface to the receiver,

wherein the reduced complexity encoder is to use only subsets of a column of a generator matrix and an A-matrix to determine parity vectors of the LDPC frame.

21. A communication system, comprising:

a network interface to communicatively interface with a receiver; and

a physical layer device including a reduced complexity encoder to:

generate a low density parity-check code (LDPC) frame responsive to a first data part of a transmit data frame independently from a second data part of the transmit data frame, the transmit data frame received from higher network layers that are higher than a physical layer; and

provide the LDPC frame through the network interface to the receiver,

wherein the reduced complexity encoder is to store data indicating locations of ones of a B-matrix and a subset of an A-matrix, the A-matrix and the B-matrix including subsets of a parity check matrix.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Sep 20, 2021
From: AKKEM, SAILAJA
To: MICROCHIP TECHNOLOGY INCORPORATED
Reel/Frame 057541/0691 →