IP Library Granted Patent US 12,113,577
Granted Patent B2
US 12,113,577 · App. 17/453,408 · Granted Oct 8, 2024

Method and system for encoding multi-level pulse amplitude modulated signals using integrated optoelectronic devices

Inventors: Daniel Kucharski (Carlsbad, CA); Sherif Abdalla (Carlsbad, CA); Brian Welch (San Diego, CA)
Assignee: Cisco Technology, Inc.
H04B10/5161G02B26/06G02F1/0121G02F1/225G02F1/2255H04B10/0795H04B10/505H04B10/5053H04B10/541G02B26/0841G02F1/212G02F2201/58
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,113,577
App. No.
17/453,408
Granted
Oct 8, 2024
Kind
B2
Abstract

Methods and systems for encoding multi-level pulse amplitude modulated signals using integrated optoelectronics are disclosed and may include generating a multi-level, amplitude-modulated optical signal utilizing an optical modulator driven by first and second electrical input signals, where the optical modulator may configure levels in the multi-level amplitude modulated optical signal, drivers are coupled to the optical modulator; and the first and second electrical input signals may be synchronized before being communicated to the drivers. The optical modulator may include optical modulator elements coupled in series and configured into groups. The number of optical modular elements and groups may configure the number of levels in the multi-level amplitude modulated optical signal. Unit drivers may be coupled to each of the groups. The electrical input signals may be synchronized before communicating them to the unit drivers utilizing flip-flops. Phase addition may be synchronized utilizing one or more electrical delay lines.

Claims (12)

1. A system for processing signals, the system comprising:

a plurality of flip-flops arranged to synchronize electrical input signals;

a plurality of drivers arranged to drive the synchronized electrical input signals from the plurality of flip-flops;

a first optical modulator comprising a first set of unit drivers arranged to drive a first plurality of diodes based on the synchronized electrical input signals from the plurality of drivers; and

a second optical modulator comprising a second set of unit drivers arranged to drive a second plurality of diodes based on the synchronized electrical input signals from the plurality of drivers, wherein the first set of unit drivers has more unit drivers than the second set of unit drivers, and wherein the first and second optical modulators are arranged to generate a multi-level, amplitude-modulated optical signal based on the synchronized electrical input signals from the plurality of drivers.

2. The system of claim 1 , further comprising one or more multiplexers arranged to select the electrical input signals.

3. The system of claim 2 , wherein the one or more multiplexers are arranged to select between an electrical input or a complement of the electrical input.

4. The system of claim 1 , further comprising one or more delay lines used to synchronize phase addition in a plurality of optical modulator elements in the first optical modulator.

5. The system of claim 1 , wherein the first optical modulator is integrated on a single substrate.

6. The system of claim 5 , wherein the single substrate comprises one of: silicon, gallium arsenide, germanium, indium gallium arsenide, indium phosphide, or polymer-based materials.

7. The system of claim 1 , wherein the first optical modulator comprises a Mach-Zehnder interferometer.

8. The system of claim 1 , wherein the first optical modulator comprises one or more ring modulators.

Assignments (2)
CORRECTIVE ASSIGNMENT TO CORRECT THE THE ASSIGNOR'S NAME PREVIOUSLY RECORDED AT REEL: 058979 FRAME: 0027. ASSIGNOR(S) HEREBY CONFIRMS THE ASSIGNMENT. Recorded Mar 24, 2022
From: LUXTERA LLC
To: CISCO TECHNOLOGY, INC.
Reel/Frame 059496/0803 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Feb 8, 2022
From: CISCO SYSTEMS, INC.
To: CISCO TECHNOLOGY, INC.
Reel/Frame 058979/0027 →