IP Library Granted Patent US 11,482,253
Granted Patent B1
US 11,482,253 · App. 17/506,660 · Granted Oct 25, 2022

Per head, per profile finalize to move repeatable runout compensation values to NAND memory

Inventors: Zaifeng Chen (Rancho Palos Verdes, CA); Chuanwen Ji (Irvine, CA)
Assignee: Western Digital Technologies, Inc.
G11B20/10388G11B5/012
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 11,482,253
App. No.
17/506,660
Granted
Oct 25, 2022
Kind
B1
Abstract

Processing hard disk drive (HDD) data track repeatable runout (RRO) compensation data includes, for each read-write head constituent to the HDD, and for each data track on which the read-write head operates, saving RRO compensation data to single-level cell (SLC) area of a NAND memory component, and finalizing the RRO data before processing the next read-write head of the HDD, thereby minimizing the SLC area used. Finalizing the RRO data may include sorting the RRO data for the read-write head in the SLC area, moving the sorted RRO data from the SLC area to triple-level cell (TLC) or other higher-level cell area of the NAND, and then erasing the RRO data from the SLC area to free up that memory space, thereby reducing the risk of wearing out the TLC area.

Claims (56)

1. A method for processing hard disk drive (HDD) data track repeatable runout (RRO) compensation data, the method comprising:

for each read-write head of a plurality of read-write heads constituent to the HDD:

for each data track on which the read-write head operates:

saving one or more RRO compensation value data to single-level cell (SLC) area of a NAND (NOT AND) memory component; and

finalizing the RRO compensation value data before processing a next read-write head of the plurality of read-write heads.

2. The method of claim 1 , wherein finalizing the RRO compensation value data comprises:

sorting the RRO compensation value data for the read-write head in the SLC area; and

moving the sorted RRO compensation value data from the SLC area to a higher-level cell area of the NAND memory component.

3. The method of claim 2 , wherein finalizing the RRO compensation value data further comprises:

erasing the RRO compensation value data from the SLC area.

4. The method of claim 1 , wherein saving and finalizing are performed for each read-write head and for each data track on which the read-write head operates, for each of a plurality of recording types and a plurality of RRO compensation value types.

5. The method of claim 4 , wherein:

the plurality of recording types comprises conventional magnetic recording (CMR) and shingled magnetic recording (SMR) recording types; and

the plurality of RRO compensation value types comprises Read and Write.

6. The method of claim 1 , wherein:

saving and finalizing are performed for each read-write head and for each data track on which the read-write head operates, for each of a plurality of profiles; and

the plurality of profiles comprises conventional magnetic recording (CMR) Read, CMR Write, shingled magnetic recording (SMR) Read, and SMR Write.

7. A non-transitory computer-readable medium storing one or more sequences of instructions which, when executed by one or more processors, cause performance of:

for each read-write head of a plurality of read-write heads constituent to a hard disk drive:

for each data track on which the read-write head operates:

saving one or more RRO compensation value data to single-level cell (SLC) area of a NAND (NOT AND) memory component; and

finalizing the RRO compensation value data before processing a next read-write head of the plurality of read-write heads.

8. The computer-readable medium of claim 7 , wherein the one or more sequences of instructions, when executed by the one or more processors, cause further performance of:

finalizing the RRO compensation value data comprising:

sorting the RRO compensation value data for the read-write head in the SLC area; and

moving the sorted RRO compensation value data from the SLC area to a higher-level cell area of the NAND memory component.

9. The computer-readable medium of claim 8 , wherein the one or more sequences of instructions, when executed by the one or more processors, cause further performance of:

finalizing the RRO compensation value data further comprises:

erasing the RRO compensation value data from the SLC area.

10. The computer-readable medium of claim 7 , wherein the one or more sequences of instructions, when executed by the one or more processors, cause further performance of:

saving and finalizing are performed for each read-write head and for each data track on which the read-write head operates, for each of a plurality of recording types and a plurality of RRO compensation value types.

11. The computer-readable medium of claim 10 , wherein:

the plurality of recording types comprises conventional magnetic recording (CMR) and shingled magnetic recording (SMR) recording types; and

the plurality of RRO compensation value types comprises Read and Write.

12. The computer-readable medium of claim 1 , wherein the one or more sequences of instructions, when executed by the one or more processors, cause further performance of:

saving and finalizing are performed for each read-write head and for each data track on which the read-write head operates, for each of a plurality of profiles comprising conventional magnetic recording (CMR) Read, CMR Write, shingled magnetic recording (SMR) Read, and SMR Write.

13. A data storage device comprising the computer-readable medium of claim 7 .

14. A hard disk drive comprising the computer-readable medium of claim 7 .

15. A data storage device (DSD) comprising:

a NAND (NOT AND) flash memory component;

means for executing machine-executable instructions;

means for storing one or more sequences of machine-executable instructions which,

when executed by the one or more processors, cause performance of:

for each read-write head of a plurality of read-write heads constituent to the DSD:

for each data track on which the read-write head operates:

saving one or more RRO compensation value data to single-level cell (SLC) area of the NAND flash memory component; and

finalizing the RRO compensation value data before processing a next read-write head of the plurality of read-write heads.

16. The DSD of claim 15 , wherein the one or more sequences of instructions, when executed by the one or more processors, cause further performance of:

finalizing the RRO compensation value data comprising:

sorting the RRO compensation value data for the read-write head in the SLC area; and

moving the sorted RRO compensation value data from the SLC area to a higher-level cell area of the NAND flash memory component.

17. The DSD of claim 16 , wherein the one or more sequences of instructions, when executed by the one or more processors, cause further performance of:

finalizing the RRO compensation value data further comprising:

erasing the RRO compensation value data from the SLC area.

18. The DSD of claim 15 , wherein the one or more sequences of instructions, when executed by the one or more processors, cause further performance of:

saving and finalizing are performed for each read-write head and for each data track on which the read-write head operates, for each of a plurality of profiles comprising conventional magnetic recording (CMR) Read, CMR Write, shingled magnetic recording (SMR) Read, and SMR Write.

Assignments (5)
PATENT COLLATERAL AGREEMENT - A&R LOAN AGREEMENT Recorded Aug 21, 2023
From: WESTERN DIGITAL TECHNOLOGIES, INC.
To: JPMORGAN CHASE BANK, N.A.
Reel/Frame 064715/0001 →
PATENT COLLATERAL AGREEMENT - DDTL LOAN AGREEMENT Recorded Aug 21, 2023
From: WESTERN DIGITAL TECHNOLOGIES, INC.
To: JPMORGAN CHASE BANK, N.A.
Reel/Frame 067045/0156 →
RELEASE OF SECURITY INTEREST AT REEL 058426 FRAME 0815 Recorded Feb 8, 2022
From: JPMORGAN CHASE BANK, N.A.
To: WESTERN DIGITAL TECHNOLOGIES, INC.
Reel/Frame 058965/0679 →
SECURITY INTEREST Recorded Dec 9, 2021
From: WESTERN DIGITAL TECHNOLOGIES, INC.
To: JPMORGAN CHASE BANK, N.A., AS AGENT
Reel/Frame 058426/0815 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Oct 20, 2021
From: CHEN, ZAIFENG; JI, CHUANWEN
To: WESTERN DIGITAL TECHNOLOGIES, INC.
Reel/Frame 057856/0315 →
Cited By (1)
US 12,591,396