IP Library Granted Patent US 12,316,319
Granted Patent B1
US 12,316,319 · App. 17/550,919 · Granted May 27, 2025

Multi-function linear threshold gate with input based adaptive threshold

Inventors: Amrita Mathuriya (Portland, OR); Rafael Rios (Austin, TX); Ikenna Odinaka (Durham, NC); Rajeev Kumar Dokania (Beaverton, OR); Sasikanth Manipatruni (Portland, OR)
Assignee: Kepler Computing Inc.
H03K19/20H01L23/5286H01L27/0629H01L28/60
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,316,319
App. No.
17/550,919
Granted
May 27, 2025
Kind
B1
Abstract

An apparatus and configuring scheme where a capacitive input circuit can be programmed to perform different logic functions by adjusting the switching threshold of the capacitive input circuit. Digital inputs are received by respective capacitors on first terminals of those capacitors. The second terminals of the capacitors are connected to a summing node. A pull-up and pull-down device are coupled to the summing node. The pull-up and pull-down devices are controlled separately. During a reset phase, the pull-up and/or pull-down devices are turned on or off in a sequence, and inputs to the capacitors are set to condition the voltage on node n 1 . As such, a threshold for the capacitive input circuit is set. After the reset phase, an evaluation phase follows. In the evaluation phase, the output of the capacitive input circuit is determined based on the inputs and the logic function configured during the reset phase.

Claims (40)

1. An apparatus comprising:

a first input;

a second input;

a summing node;

a first capacitor having a first terminal coupled to the first input and a second terminal coupled to the summing node;

a second capacitor having a third terminal coupled to the second input and a fourth terminal coupled to the summing node; and

a pull-up device coupled to the summing node and a power supply rail, wherein the pull-up device is controlled by a first control, wherein the first input, the second input, and the first control are set in a first operation mode to adjust a threshold of the apparatus, wherein the first control is to cause the pull-up device to be off in a second operation mode, and wherein the second operation mode occurs after the first operation mode.

2. The apparatus of claim 1 , wherein, in the first operation mode, the threshold of the apparatus is adjusted to 1 after the pull-up device is enabled, and the first input and the second input are set to logic 1.

3. The apparatus of claim 1 , wherein, in the first operation mode, the threshold of the apparatus is adjusted to 0 after the pull-up device is enabled, and the first input is set to logic 1 and the second input is set to logic 0.

4. The apparatus of claim 1 , wherein, in the first operation mode, the threshold of the apparatus is adjusted to 0 after the pull-up device is turned off, and the first input is set to logic 0 and the second input is set to logic 0.

5. The apparatus of claim 1 , wherein the first capacitor and the second capacitor include a linear dielectric material which includes one of: SiO 2 , Al 2 O 3 , Li 2 O, HfSiO 4 , Sc 2 O 3 , SrO, HfO 2 , ZrO 2 , Y 2 O 3 , Ta 2 O 5 , BaO, WO 3 , MoO 3 , or TiO 2 .

6. The apparatus of claim 1 , wherein the first capacitor and the second capacitor include:

a linear dielectric material includes one or more of: Si, Al, Li, Hf, Sc, Sr, Zr, Y, Ta, Ba, W, Mo, or Ti; and

a top electrode and a bottom electrode, wherein the linear dielectric material is between the top electrode and the bottom electrode, and wherein the top electrode or the bottom electrode include one or more of: Cu, Al, Ag, Au, W, or Co.

7. The apparatus of claim 1 , wherein capacitance of the first capacitor is substantially equal to the capacitance of the second capacitor.

8. The apparatus of claim 1 , wherein capacitance of the first capacitor is substantially different to the capacitance of the second capacitor.

9. An apparatus comprising:

a capacitive input circuit having a first input, a second input, and a first control, wherein the first control is to pull-down a voltage on a summing node to a ground, wherein the summing node is connected to a first capacitor and a second capacitor of the capacitive input circuit, wherein the first input is received by the first capacitor, and wherein the second input is received by the second capacitor; and

a circuit to configure the first input, the second input, and the first control during a reset phase to adjust a threshold of the capacitive input circuit.

10. The apparatus of claim 9 , wherein the circuit is to configure a logic function of the capacitive input circuit by adjusting the threshold of the capacitive input circuit.

11. The apparatus of claim 9 , wherein the first control turns off a pull-down device during an evaluation phase separate from the reset phase.

12. The apparatus of claim 11 , wherein, in the reset phase, the threshold of the apparatus is adjusted to 2 after the pull-down device is enabled and the first input and the second input are set to logic 0.

13. The apparatus of claim 11 , wherein, in the reset phase, the threshold of the apparatus is adjusted to 2 after the pull-down device is enabled and the first input and the second input are set to logic 1.

14. The apparatus of claim 11 , wherein, in the reset phase, the threshold of the apparatus is adjusted to 2 after the pull-down device is enabled and the first input is set to logic 1 and the second input are set to logic 0.

15. A system comprising:

a processor circuitry to execute one or more instructions;

a memory coupled to the processor circuitry, the memory to store the one or more instructions; and

a communication interface to allow the processor circuitry to communicate with another device, wherein the processor circuitry includes a configurable logic, wherein the configurable logic comprises:

a first input;

a second input;

a summing node;

a first capacitor having a first terminal coupled to the first input, and a second terminal coupled to the summing node;

a second capacitor having a third terminal coupled to the second input, and a fourth terminal coupled to the summing node;

a pull-up device coupled to the summing node and a power supply rail, wherein the pull-up device is controlled by a first control; and

a pull-down device coupled to the summing node and a ground, wherein the pull-down device is controlled by a second control, and wherein the first input, the second input, the first control, and the second control are set during a reset phase to adjust a threshold of the configurable logic.

16. The system of claim 15 , wherein the first control and the second control turn off the pull-up device and the pull-down device during an evaluation phase separate from the reset phase.

17. The system of claim 15 , wherein, in the reset phase, a threshold of the configurable logic is adjusted to 2 after the pull-down device is enabled and the pull-up device is turned off, and the first input and the second input are set to logic 0.

18. The system of claim 15 , wherein, in the reset phase, a threshold of the configurable logic is adjusted to 2 after the pull-down device is enabled and the pull-up device is turned off, and the first input is set to logic 1 and the second input is set to logic 0.

19. The system of claim 15 , wherein, in the reset phase, a threshold of the configurable logic is adjusted to 2 after the pull-down device is enabled and the pull-up device is turned off, and the first input is set to logic 1 and the second input is set to logic 1.

20. The system of claim 15 , wherein, in the reset phase, a threshold of the configurable logic is adjusted to 1 after the pull-down device is disabled and the pull-up device is turned on, and the first input is set to logic 1 and the second input is set to logic 1.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Dec 30, 2022
From: MATHURIYA, AMRITA; RIOS, RAFAEL; ODINAKA, IKENNA; DOKANIA, RAJEEV KUMAR; MANIPATRUNI, SASIKANTH
To: KEPLER COMPUTING INC.
Reel/Frame 062247/0557 →
References Cited (40)
US 3260863A · Burns et al. · 1966 [cited by applicant]
US 3524977A · Wang · 1970 [cited by applicant]
US 5381352A · Shou et al. · 1995 [cited by applicant]
US 5818380A · Ito et al. · 1998 [cited by applicant]
US 5835045A · Ogawa et al. · 1998 [cited by applicant]
US 5926057A · Ogawa et al. · 1999 [cited by applicant]
US 5978827A · Ichikawa · 1999 [cited by applicant]
US 6043675A · Miyamoto · 2000 [cited by applicant]
US 6198652B1 · Kawakubo et al. · 2001 [cited by applicant]
US 6208282B1 · Miyamoto · 2001 [cited by applicant]
US 7837110B1 · Hess et al. · 2010 [cited by applicant]
US 7897454B2 · Wang et al. · 2011 [cited by applicant]
US 8247855B2 · Summerfelt · 2012 [cited by applicant]
US 9276040B1 · Marshall et al. · 2016 [cited by applicant]
US 9324405B2 · Evans, Jr. et al. · 2016 [cited by applicant]
US 9697882B1 · Evans, Jr. et al. · 2017 [cited by applicant]
US 9858979B1 · Derner et al. · 2018 [cited by applicant]
US 9973329B2 · Hood et al. · 2018 [cited by applicant]
US 10217522B2 · Wang et al. · 2019 [cited by applicant]
US 10679782B2 · Manipatruni et al. · 2020 [cited by applicant]
US 20010052619A1 · Inoue et al. · 2001 [cited by applicant]
US 20040183508A1 · Toyoda et al. · 2004 [cited by applicant]
US 20090058460A1 · Kang · 2009 [cited by examiner]
US 20150337983A1 · Dolenti et al. · 2015 [cited by applicant]
US 20170337983A1 · Wang · 2017 [cited by examiner]
US 20180076815A1 · Vigeant et al. · 2018 [cited by applicant]
US 20190074295A1 · Schröder · 2019 [cited by applicant]
US 20190318775A1 · Rakshit et al. · 2019 [cited by applicant]
US 20190348098A1 · El-Mansouri et al. · 2019 [cited by applicant]
US 20200091414A1 · Liu · 2020 [cited by examiner]
US 20200210233A1 · Chen et al. · 2020 [cited by applicant]
JP 2000156472A · 2000 [cited by applicant]
KR 20160089141A · 2016 [cited by applicant]
Cilingiroglu, “A Purely Capacitive Synaptic Matrix for Fixed-Weight Neural Networks,” IEEE Transactions on Circuits and Systems, vol. 38, No. 2, Feb. 1991, pp. 210-217 (8 pages). [cited by applicant]
Fichtner, S. et al., “AlScN: A III-V semiconductor based ferroelectric”, Journal of Applied Physics 125, 114103 (2019); https://doi.org/10.1063/1.5084945, 2019, 28 pages. [cited by applicant]
Lopez-Garcia, “A Balanced Capacitive Threshold-Logic Gate,” Analog Integrated Circuits and Signal Processing, 40, pp. 61-69 (9 pages), 2004. [cited by applicant]
Muroga, S., “Threshold Logic and its Applications”, New York, Wiley-Interscience. published 1971. [cited by applicant]
Ozdemir, “A Capacitive Threshold-Logic Gate,” IEEE Journal of Solid-State Circuits, vol. 31, No. 9, Aug. 1996, pp. 1141-1150 (10 pages). [cited by applicant]
Subbarao, E., “Ferroelectric and antiferroelectric materials”, Department of Metallurgical Engineering, Indian Institute of Technology, Kanpur, IN. First published Mar. 15, 2011. Ferroelectrics, 5:1, 267-280. [cited by applicant]
Wang et al., “Ferroelectric Transistor based Non-Volatile Flip-Flop”, ISLPED '16: Proceedings of the 2016 International Symposium on Low Power Electronics and Design, Aug. 2016, pp. 10-15, https://doi.org/10.1145/293458… [cited by applicant]
Cited By (1)
US 12,547,347