IP Library Granted Patent US 11,501,710
Granted Patent B2
US 11,501,710 · App. 17/573,150 · Granted Nov 15, 2022

Display device and method of driving display device

Inventor: Masanori Ohara (Tokyo, JP)
Assignee: JOLED INC.
G09G3/3233G09G3/3266G09G2300/0842G09G2310/0286G09G2310/08
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 11,501,710
App. No.
17/573,150
Granted
Nov 15, 2022
Kind
B2
Abstract

A display device includes: a display portion including a plurality of pixel circuits arranged in a matrix; and a gate driver that outputs one driving pulse for each horizontal cycle. The plurality of pixel circuits each include subpixel circuits each including a light emitting element, a driving transistor that supplies a current to the light emitting element, a write transistor, a reference transistor, and an initialization transistor. The one driving pulse is input per vertical cycle from the gate driver to the initialization transistor included in each of a plurality of rows in the plurality of pixel circuits, and the one driving pulse input to the initialization transistors included in mutually different rows among the plurality of rows is input to each of the write transistor and the reference transistor, the mutually different rows being other than a row in which the write transistor and the reference transistor are included.

Claims (35)

1. A display device comprising:

a display portion including a plurality of pixel circuits arranged in a matrix; and

a gate driver that outputs one driving pulse for each horizontal cycle, wherein the plurality of pixel circuits each include one or more subpixel circuits,

the one or more subpixel circuits each include a light emitting element, a driving transistor that supplies a current to the light emitting element, a write transistor, a reference transistor, and an initialization transistor,

the write transistor switches a conduction state between a gate electrode of the driving transistor and a data signal line to which a data signal corresponding to a luminance of the light emitting element is input,

the reference transistor switches a conduction state between the gate electrode of the driving transistor and a reference potential line to which a reference potential is applied,

the initialization transistor switches a conduction state between the light emitting element and an initialization potential line to which an initialization potential is applied,

the one driving pulse is input per vertical cycle from the gate driver to the initialization transistor included in each of a plurality of rows included in the plurality of pixel circuits, and

the one driving pulse input to initialization transistors included in mutually different rows among the plurality of rows is input to each of the write transistor and the reference transistor, the initialization transistors being the initialization transistor, the mutually different rows being other than a row in which the write transistor and the reference transistor are included.

2. The display device according to claim 1 , wherein

the one driving pulse input to the initialization transistor included in each of two mutually different rows among the plurality of rows is input to the reference transistor per vertical cycle, the two mutually different rows being other than a row in which the reference transistor is included.

3. The display device according to claim 2 , wherein

in a given subpixel circuit among the one or more subpixel circuits, a first driving pulse is input to the reference transistor after a second driving pulse is input to the initialization transistor and before a third driving pulse is input for the first time to the write transistor, and a fourth driving pulse is input to the reference transistor after the third driving pulse is input to the write transistor and before a fifth driving pulse is input for the first time to the initialization transistor, each of the first driving pulse, the second driving pulse, the third driving pulse, the fourth driving pulse, and the fifth driving pulse being the one driving pulse.

4. The display device according to claim 2 , wherein

in a given subpixel circuit among the one or more subpixel circuits, a first driving pulse and a second driving pulse are input to the reference transistor after a third driving pulse is input to the initialization transistor and before a fourth driving pulse is input for the first time to the write transistor, the first driving pulse and the second driving pulse being input respectively to the initialization transistors included in two mutually different rows among the plurality of rows other than the row in which the reference transistor is included, each of the first driving pulse, the second driving pulse, the third driving pulse, the fourth driving pulse being the one driving pulse.

5. The display device according to claim 1 , wherein

the gate driver includes a first driver and a second driver,

each of the first driver and the second driver outputs the one driving pulse input to the initialization transistor included in at least one of the plurality of rows, and

the display portion is disposed between the first driver and the second driver.

6. The display device according to claim 1 , wherein

the gate driver is a shift register of one system.

7. The display device according to claim 1 , wherein

a low (L) level of the one driving pulse is lower than the initialization potential.

8. A method of driving a display device,

the display device including:

a display portion including a plurality of pixel circuits arranged in a matrix; and

a gate driver that outputs one driving pulse for each horizontal cycle,

the plurality of pixel circuits each including one or more subpixel circuits,

the one or more subpixel circuits each including a light emitting element, a driving transistor that supplies a current to the light emitting element, a write transistor, a reference transistor, and an initialization transistor,

the write transistor switching a conduction state between a gate electrode of the driving transistor and a data signal line to which a data signal corresponding to a luminance of the light emitting element is input,

the reference transistor switching a conduction state between the gate electrode of the driving transistor and a reference potential line to which a reference potential is applied,

the initialization transistor switching a conduction state between the light emitting element and an initialization potential line to which an initialization potential is applied,

the method of driving the display device comprising:

inputting the one driving pulse per vertical cycle from the gate driver to the initialization transistor included in each of a plurality of rows included in the plurality of pixel circuits; and

inputting the one driving pulse input to initialization transistors included in mutually different rows among the plurality of rows, to each of the write transistor and the reference transistor, the initialization transistors being the initialization transistor, the mutually different rows being other than a row in which the write transistor and the reference transistor are included.

Assignments (5)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jul 18, 2025
From: JDI DESIGN AND DEVELOPMENT G.K.
To: MAGNOLIA BLUE CORPORATION
Reel/Frame 072039/0656 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jan 31, 2024
From: JOLED, INC.
To: JDI DESIGN AND DEVELOPMENT G.K.
Reel/Frame 066382/0619 →
CORRECTION BY AFFIDAVIT FILED AGAINST REEL/FRAME 063396/0671 Recorded Jun 12, 2023
From: JOLED, INC.
To: JOLED, INC.
Reel/Frame 064067/0723 →
SECURITY INTEREST Recorded Apr 20, 2023
From: JOLED, INC.
To: INCJ, LTD.
Reel/Frame 063396/0671 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jan 11, 2022
From: OHARA, MASANORI
To: JOLED INC.
Reel/Frame 058621/0421 →
Priority Claims (1)
JP JP2021-004761 · Jan 15, 2021 · national
Continuity (1)
Related Publication 20220230584A1 · Jul 21, 2022