IP Library Granted Patent US 12,244,800
Granted Patent B2
US 12,244,800 · App. 17/619,440 · Granted Mar 4, 2025

Coding tree partitioning

Inventors: Tangi Poirier (Cesson-Sevigne, FR); Franck Galpin (Cesson-Sevigne, FR); Fabrice Urban (Cesson-Sevigne, FR); Fabrice LeLeannec (Betton, FR); Philippe De LaGrange (Cesson-Sevigne, FR)
Assignee: InterDigital Madison Patent Holdings, SAS
H04N19/119H04N19/176H04N19/96
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,244,800
App. No.
17/619,440
Granted
Mar 4, 2025
Kind
B2
Abstract

To encode a picture, a coding tree unit (CTU) in the picture is partitioned by a quadtree structure, and the quadtree leaf nodes can be further partitioned by a multi-type tree (MTT) structure. To increase the set of reachable coding tree nodes and leaves, we propose to increase the maximum allowed MTT hierarchy depth to be twice the difference between the CTU size and the minimum allowed size for a CU. The maximum allowed MTT hierarchy depth can be specified for all QT levels in order to provide more flexibility in the split tree. Alternatively, only two levels of maximum allowed MTT depth are signaled: one when QT splits are allowed, and another one when no more QT splits are allowed. In addition, an upper bound can be set for the minimum allowed coding block size, based on the coding tree unit size or the maximum allowed transform size.

Claims (28)

1. A method, comprising:

decoding a value indicating a maximum allowed depth of a tree structure, wherein said maximum allowed depth is bounded by twice the difference of a first value and a second value, said first value indicating a size of a largest allowed coding block, and said second value indicating a minimum allowed coding block size; and

partitioning a node representing said largest allowed coding block or a partition of said largest allowed coding block, by said tree structure into coding blocks, wherein said tree structure uses a quadtree followed by at least one of horizontal binary splitting, vertical binary splitting, horizontal ternary splitting, and vertical ternary splitting.

2. The method of claim 1 , further comprising:

partitioning said largest allowed coding block by a quadtree structure into quadtree leaf nodes, said quadtree leaf nodes including said node representing said partition of said largest allowed coding block.

3. The method of claim 1 , wherein said first value corresponds to a base-2 logarithm of said size of said largest allowed coding block.

4. The method of claim 1 , wherein said second value corresponds to a base-2 logarithm of said minimum allowed coding block size.

5. An apparatus, comprising at least a memory and one or more processors, wherein said one or more processors are configured to:

decode a value indicating a maximum allowed depth of a tree structure, wherein said maximum allowed depth is bounded by twice the difference of a first value and a second value, said first value indicating a size of a largest allowed coding block, and said second value indicating a minimum allowed coding block size; and

partition a node representing said largest allowed coding block or a partition of said largest allowed coding block, by said tree structure into coding blocks, wherein said tree structure uses a quadtree followed by at least one of horizontal binary splitting, vertical binary splitting, horizontal ternary splitting, and vertical ternary splitting.

6. The apparatus of claim 5 , wherein said one or more processors are further configured to:

partition said largest allowed coding block by a quadtree structure into quadtree leaf nodes, said quadtree leaf nodes including said node representing said partition of said largest allowed coding block.

7. The apparatus of claim 5 , wherein said first value corresponds to a base-2 logarithm of said size of said largest allowed coding block.

8. The apparatus of claim 5 , wherein said second value corresponds to a base-2 logarithm of said minimum allowed coding block size.

9. A method, comprising:

encoding a value indicating a maximum allowed depth of a tree structure, wherein said maximum allowed depth is bounded by twice the difference of a first value and a second value, said first value indicating a size of a largest allowed coding block, and said second value indicating a minimum allowed coding block size; and

partitioning a node representing said largest allowed coding block or a partition of said largest allowed coding block, by said tree structure into coding blocks, wherein said tree structure uses a quadtree followed by at least one of horizontal binary splitting, vertical binary splitting, horizontal ternary splitting, and vertical ternary splitting.

10. The method of claim 9 , further comprising:

partitioning said largest allowed coding block by a quadtree structure into quadtree leaf nodes, said quadtree leaf nodes including said node representing said partition of said largest allowed coding block.

11. The method of claim 9 , wherein said first value corresponds to a base-2 logarithm of said size of said largest allowed coding block.

12. The method of claim 9 , wherein said second value corresponds to a base-2 logarithm of said minimum allowed coding block size.

13. An apparatus, comprising at least a memory and one or more processors, wherein said one or more processors are configured to:

encode a value indicating a maximum allowed depth of a tree structure, wherein said maximum allowed depth is bounded by twice the difference of a first value and a second value, said first value indicating a size of a a largest allowed coding block, and said second value indicating a minimum allowed coding block size; and

partition a node representing said largest allowed coding block or a partition of said largest allowed coding block, by said tree structure into coding blocks, wherein said tree structure uses a quadtree followed by at least one of horizontal binary splitting, vertical binary splitting, horizontal ternary splitting, and vertical ternary splitting.

14. The apparatus of claim 13 , wherein said one or more processors are further configured to:

partition said largest allowed coding block by a quadtree structure into quadtree leaf nodes, said quadtree leaf nodes including said node representing said partition of said largest allowed coding block.

15. The apparatus of claim 13 , wherein said first value corresponds to a base-2 logarithm of said size of said largest allowed coding block.

16. The apparatus of claim 13 , wherein said second value corresponds to a base-2 logarithm of said minimum allowed coding block size.

Assignments (3)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Nov 6, 2023
From: INTERDIGITAL CE PATENT HOLDINGS, SAS
To: INTERDIGITAL MADISON PATENT HOLDINGS, SAS
Reel/Frame 065465/0293 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jul 26, 2023
From: INTERDIGITAL VC HOLDINGS FRANCE, SAS
To: INTERDIGITAL CE PATENT HOLDINGS, SAS
Reel/Frame 064396/0118 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Dec 21, 2021
From: POIRIER, TANGI; GALPIN, FRANCK; URBAN, FABRICE; LELEANNEC, FABRICE; DE LAGRANGE, PHILIPPE
To: INTERDIGITAL VC HOLDINGS FRANCE, SAS
Reel/Frame 058446/0211 →
Priority Claims (3)
EP 19306169 · Sep 23, 2019 · regional
EP 19290094 · Sep 27, 2019 · regional
EP 19306298 · Oct 7, 2019 · regional
Continuity (1)
Related Publication 20220321883A1 · Oct 6, 2022
References Cited (8)
US 20190116373A1 · Li et al. · 2019 [cited by applicant]
EP 3270593A2 · 2018 [cited by applicant]
JP 2022501978A · 2022 [cited by applicant]
WO WO2020005752A1 · 2020 [cited by applicant]
Benjamin et al. (“Versatile Video Coding (Draft 6)”, Joint Video Experts Team (JVET) of ITU-T SG 16 WP 3 and ISO/IEC JTC 1/SC 29/WG 11 15th Meeting: Gothenburg, SE, Jul. 3-12, 2019. [cited by examiner]
Chih-Wei et al. (“Description of SDR video coding technology proposal by Media Tek”, Joint Video Experts Team (JVET) of ITU-T SG 16 WP 3 and ISO/IEC JTC 1/SC 29/WG 11 10th Meeting: San Diego, US, Apr. 10-20, 2018, liste… [cited by examiner]
Hsu et al., “Description of SDR video coding technology proposal by MediaTek”, Document: JVET-J0018, Joint Video Experts Team (JVET) of ITU-T SG 16 WP3 and ISO/IEC JTC 1/SC 29/WG 11, 10th Meeting: San Diego, CA, US, pp.… [cited by applicant]
Bross et al., “ Versatile Video Coding (Draft 6)”, Document: JVET-O2001-vE, Joint Video Experts Team (JVET) of ITU-T SG 16 WP 3 and ISO/IEC JTC 1/SC 29/WG 11, 15th Meeting: Gothenburg, SE, pp. 1-455, Jul. 3-12, 2019. [cited by applicant]