IP Library Granted Patent US 12,425,654
Granted Patent B2
US 12,425,654 · App. 17/641,776 · Granted Sep 23, 2025

Transform size interactions with coding tools

Inventors: Karam Naser (Mouazé, FR); Tangi Poirier (Thorigné-Fouillard, FR); Franck Galpin (Thorigné-Fouillard, FR); Ya Chen (Rennes, FR)
Assignee: InterDigital Madison Patent Holdings, SAS
H04N19/625H04N19/132H04N19/159H04N19/176
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,425,654
App. No.
17/641,776
Granted
Sep 23, 2025
Kind
B2
Abstract

Methods and apparatus for implementing Discrete Trigonometric transforms are based on maximum transform size. In one embodiment, matrix-based intra prediction is enabled for coding unit sizes up to a specified size, regardless of the maximum transform size. In another embodiment, low-frequency non-separable transforms are used to improve coding gain. Syntax in a bitstream can be used to indicate a coding tool that is used.

Claims (40)

1. A method for video encoding, comprising:

enabling, for a block, a matrix-based intra prediction (MIP) regardless of a maximum transform block size;

dividing the block into multiple transform blocks of the maximum transform block size when a size of the block is larger than the maximum transform block size;

performing matrix-based intra prediction of each block of the maximum transform block size to obtain a prediction; and

encoding the block based on the prediction.

2. The method of claim 1 , wherein the maximum transform block size is 32×32.

3. The method of claim 1 , wherein the block size is 64×64, 64×32, or 32×64.

4. A non-transitory computer readable medium containing data content generated according to the method of claim 1 for playback using a processor.

5. The method of claim 1 , wherein enabling, for the block, the matrix-based intra prediction (MIP) regardless of the maximum transform block size comprises encoding a MIP flag regardless of the maximum transform block size and encoding a MIP mode in a case where the MIP flag equals one.

6. The method of claim 1 , wherein enabling, for the block, the matrix-based intra prediction (MIP) regardless of the maximum transform block size comprises enabling, for the block, the matrix-based intra prediction in a case where the block size is larger than the maximum transform block size.

7. An apparatus comprising at least one memory and one or more processors and coupled to the memory, wherein the one or more processors are configured to perform:

enabling, for a block, a matrix-based intra prediction (MIP) regardless of a maximum transform block size;

dividing the block into multiple transform blocks of the maximum transform block size when a size of the block is larger than the maximum transform block size;

performing matrix-based intra prediction of each block of the maximum transform block size to obtain a prediction; and

encoding the block based on the prediction.

8. The apparatus of claim 7 , wherein the maximum transform block size is 32×32.

9. The apparatus of claim 7 , wherein the block size is 64×64, 64×32, or 32×64.

10. The apparatus of claim 7 , wherein enabling, for the block, the matrix-based intra prediction (MIP) regardless of the maximum transform block size comprises encoding a MIP flag regardless of the maximum transform block size and encoding a MIP mode in a case where the MIP flag equals one.

11. The apparatus of claim 7 , wherein enabling, for the block, the matrix-based intra prediction (MIP) regardless of the maximum transform block size comprises enabling, for the block, the matrix-based intra prediction in a case where the block size is larger than the maximum transform block size.

12. A method for video decoding, comprising:

enabling, for a block, a matrix-based intra prediction (MIP) regardless of a maximum transform block size;

dividing the block into multiple transform blocks of the maximum transform block size when a size of the block is larger than the maximum transform block size;

performing matrix-based intra prediction of each block of the maximum transform block size to obtain a prediction; and

decoding the block based on the prediction.

13. The method of claim 12 , wherein the maximum transform block size is 32×32.

14. The method of claim 12 , wherein the block size is 64×64, 64×32, or 32×64.

15. The method of claim 12 , wherein enabling, for the block, the matrix-based intra prediction (MIP) regardless of the maximum transform block size comprises decoding a MIP flag regardless of the maximum transform block size and decoding a MIP mode in a case where the MIP flag equals one.

16. The method of claim 12 , wherein enabling, for the block, the matrix-based intra prediction (MIP) regardless of the maximum transform block size comprises enabling, for the block, the matrix-based intra prediction in a case where the block size is larger than the maximum transform block size.

17. An apparatus comprising at least one memory and one or more processors and coupled to the memory, wherein the one or more processors are configured to perform:

enabling, for a block, a matrix-based intra prediction (MIP) regardless of a maximum transform block size;

dividing the block into multiple transform blocks of the maximum transform block size when a size of the block is larger than the maximum transform block size;

performing matrix-based intra prediction of each block of the maximum transform block size to obtain a prediction; and

decoding the block based on the prediction.

18. A device comprising:

the apparatus according to claim 17 ; and

at least one of (i) an antenna configured to receive a signal, the signal including the block, (ii) a band limiter configured to limit the received signal to a band of frequencies that includes the block, or (iii) a display configured to display an output representative of a video block.

19. The apparatus of claim 17 , wherein the maximum transform block size is 32×32.

20. The apparatus of claim 17 , wherein the block size is 64×64, 64×32, or 32×64.

21. The apparatus of claim 17 , wherein enabling, for the block, the matrix-based intra prediction (MIP) regardless of the maximum transform block size comprises decoding a MIP flag regardless of the maximum transform block size and decoding a MIP mode in a case where the MIP flag equal one.

22. The apparatus of claim 17 , wherein enabling, for the block, the matrix-based intra prediction (MIP) regardless of the maximum transform block size comprises enabling, for the block, the matrix-based intra prediction in a case where the block size is larger than the maximum transform block size.

Assignments (3)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Nov 6, 2023
From: INTERDIGITAL CE PATENT HOLDINGS, SAS
To: INTERDIGITAL MADISON PATENT HOLDINGS, SAS
Reel/Frame 065465/0293 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jul 26, 2023
From: INTERDIGITAL VC HOLDINGS FRANCE, SAS
To: INTERDIGITAL CE PATENT HOLDINGS, SAS
Reel/Frame 064396/0118 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Mar 24, 2022
From: NASER, KARAM; POIRIER, TANGI; GALPIN, FRANCK; CHEN, YA
To: INTERDIGITAL VC HOLDINGS FRANCE, SAS
Reel/Frame 059390/0307 →
Priority Claims (2)
EP 19306103 · Sep 13, 2019 · regional
EP 19306152 · Sep 20, 2019 · regional
Continuity (1)
Related Publication 20230143712A1 · May 11, 2023
References Cited (30)
US 11700377B2 · Koo · 2023 [cited by examiner]
US 20080192824A1 · Lim et al. · 2008 [cited by applicant]
US 20110268183A1 · Sole et al. · 2011 [cited by applicant]
US 20120008675A1 · Karczewicz et al. · 2012 [cited by applicant]
US 20140286396A1 · Lee et al. · 2014 [cited by applicant]
US 20160269730A1 · Jeon et al. · 2016 [cited by applicant]
US 20200288131A1 · Zhao et al. · 2020 [cited by applicant]
US 20200322636A1 · Egilmez · 2020 [cited by examiner]
US 20220078450A1 · Salehifar · 2022 [cited by examiner]
US 20220086486A1 · Lim · 2022 [cited by examiner]
US 20220150544A1 · Deng et al. · 2022 [cited by applicant]
US 20220256161A1 · Galpin · 2022 [cited by examiner]
US 20220264085A1 · Galpin · 2022 [cited by examiner]
US 20220345744A1 · LeLeannec · 2022 [cited by examiner]
US 20230308654A1 · Koo · 2023 [cited by examiner]
US 20240283910A1 · Ko · 2024 [cited by examiner]
CN 102308578A · 2012 [cited by applicant]
CN 102986215A · 2013 [cited by applicant]
CN 103959794A · 2014 [cited by applicant]
JP 2022542139A · 2022 [cited by applicant]
KR 20150011787A · 2015 [cited by applicant]
WO 2020180769A1 · 2020 [cited by applicant]
Bross et al. “Versatile Video coding (Draft 6)”, Joint Video Experts Team (JVET) of ITU-T SG 16 WP 3 and ISO/IEC JTC 1/SC 29/WG 11, 15th Meeting: Gothenburg, SE, Jul. 3-12, 2019, Document: JVET-O2001-vE, pp. 1-455 (Year… [cited by examiner]
Chen et al. “Algorithm description for Versatile Video Coding and Test Model 6 (VTM 6)”, Joint Video Experts Team (JVET) of ITU-T SG 16 WP 3 and ISO/IEC JTC 1/SC 29/WG 11, 15th Meeting: Gothenburg, SE, Jul. 3-12, 2019, … [cited by examiner]
Kammoun, Ahmed, et al., “Hardware Acceleration of Approximate Transform Module for the Versatile Video Coding Standard”, IEEE, 2019 27th European Signal Processing Conference (EUSIPCO), 2019, 5 pages. [cited by applicant]
Zhang, Z. et al, “Non-CE3: Enable MIP prediction for 64xN or Nx64 blocks at maximum transform size 32”, Document: JVET-P0198-v1, Joint Video Experts Team (JVET) of ITU-T SG 16 WP 3 and ISO/IEC JTC 1/SC 29/WG 11, 16th Me… [cited by applicant]
Zhao, Xin et al., “Non-CE6: Configurable max transform size in VVC”, Document: JVET-00545-v2, Joint Video Experts Team (JVET) of ITU-T SG 16 WP 3 and ISO/IEC JTC 1/SC 29/WG 11, 15th Meeting: Gothenburg, SE, Jul. 3-12, 2… [cited by applicant]
Bross et al: “Versatile Video Coding (Draft 6)”; 127.MPEG Meeting; Jul. 3, 2019-Jul. 12, 2019; Gothenburg; (Motion Picture Expert Group or ISO/IEC JTC1/SC29/WG11), No. m49908 Jul. 31, 2019, pp. 1-439. [cited by applicant]
Naser, Karam, et al., “Non-CE6 / Non-CE3: MIP up To 64x64 CU's”, Document: JVET-P0352, Joint Video Experts Team (JVET) of ITU-T SG 16 WP 3 and ISO/IEC JTC 1/SC 29/WG 11, 16th Meeting: Geneva, CH, Oct. 1-11, 2019, 4 page… [cited by applicant]
Algorithm Description for Versatile Video Coding and test model 6 (VTM 6); 127. MPEG Meeting Jul. 8, 2019-Jul. 12, 2019 Gothenburg (Motion Picture Expert Group or ISO/IEC JTC1/SC29/WG11), No. M4991410 Sep. 2019, XP30320… [cited by applicant]