IP Library Granted Patent US 12,061,804
Granted Patent B2
US 12,061,804 · App. 17/687,760 · Granted Aug 13, 2024

Storage system and data processing method

Inventors: Suguru Shimotaya (Tokyo, JP); Takafumi Maruyama (Tokyo, JP); Akihiro Shikano (Tokyo, JP)
Assignee: HITACHI, LTD.
G06F3/0623G06F3/0656G06F3/0659G06F3/0683
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,061,804
App. No.
17/687,760
Granted
Aug 13, 2024
Kind
B2
Abstract

A storage system in which a controller has an encryption-related function is provided. There is provided a storage system including an interface section coupled to one or more storages and a controller that carries out reading and writing processes on the storages via the interface section. The controller includes an arithmetic processing section, a memory, and an encryption processing section. The arithmetic processing section causes the memory to hold data before processing and data after processing by the encryption processing section, and limits the access destination from the storages to the memory. The configuration and actions described above allow the storage system to avoid occurrence of deadlock and the controller to have an encryption-related function.

Claims (25)

1. A storage system comprising:

an interface section coupled to one or more storages; and

a controller that carries out reading and writing processes on the storages via the interface section,

wherein the controller includes:

a central processing unit (CPU);

a memory coupled to the CPU, the memory having a buffer area and a cache area; and

an encryption processor,

wherein the CPU is configured to:

cause the memory to hold plaintext data and encrypted data encrypted by the encryption processor, and

limit an access destination of each of the storages to only the buffer area of the memory, and

issue a transfer instruction to the encryption processor,

wherein the encryption processor is configured to:

in response to receiving the transfer instruction from the CPU, acquire the plaintext data from the buffer area of the memory, encrypt the data to generate encrypted data of the plaintext data, and overwrite the plaintext data in the buffer area with the encrypted data.

2. The storage system according to claim 1 ,

wherein the controller includes a plurality of controllers including a first controller and a second controller, each having a memory, a CPU, and an encryption processor, and

wherein the processor of the first controller is configured to:

cause a buffer area of the first controller to hold data acquired from the second controller.

3. The storage system according to claim 1 ,

wherein the CPU is configured to cause the buffer area to hold the encrypted data read from any of the storages, and

wherein the encryption processor is configured to acquire the encrypted data from the buffer area, decrypt the encrypted data to generate decrypted data, and overwrite the encrypted data in the buffer area with the decrypted data.

4. A data processing method executed by a controller coupled to a storage via an interface section, the method comprising:

storing, by a CPU provided in the controller plaintext data in a buffer area of a memory;

limiting an access destination of each of a plurality of storages to only the buffer area of the memory;

issuing a transfer instruction to an encryption processor;

in response to receiving the transfer instruction from the CPU, acquiring, by the encryption processor, the plaintext data from the buffer area of the memory, encrypting the data to generate encrypted data of the plaintext data, and overwriting the plaintext data in the buffer with the encrypted data.

Assignments (3)
COMPANY SPLIT Recorded Aug 20, 2024
From: HITACHI, LTD.
To: HITACHI VANTARA, LTD.
Reel/Frame 069518/0761 →
CORRECTIVE ASSIGNMENT TO CORRECT THE ASSIGNMENT DOCUMENT PREVIOUSLY RECORDED AT REEL: 059181 FRAME: 0013. ASSIGNOR(S) HEREBY CONFIRMS THE ASSIGNMENT . Recorded Mar 22, 2022
From: SHIMOTAYA, SUGURU; MARUYAMA, TAKAFUMI; SHIKANO, AKIHIRO
To: HITACHI, LTD.
Reel/Frame 059470/0292 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Mar 7, 2022
From: SHIMOTAYA, SUGURU; MARUYAMA, TAKAFUMI; SHIKANO, AKIHIRO
To: HITACHI, LTD.
Reel/Frame 059181/0013 →
Priority Claims (1)
JP 2021-195584 · Dec 1, 2021 · national
Continuity (1)
Related Publication 20230168817A1 · Jun 1, 2023
Cited By (1)
US 12,615,135