IP Library Granted Patent US 11,954,001
Granted Patent B2
US 11,954,001 · App. 17/688,537 · Granted Apr 9, 2024

Storage system

Inventor: Issei Nakashima (Tokyo, JP)
Assignee: Hitachi, Ltd.
G06F11/2069G06F11/0757G06F11/3027G06F11/3034G06F13/4221G06F13/4282
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 11,954,001
App. No.
17/688,537
Granted
Apr 9, 2024
Kind
B2
Abstract

A storage system includes: a power source; a drive box that stores a storage apparatus; a storing apparatus having a storage unit in which data regarding devices is stored; a PCIe switch that can switch between a plurality of communication paths, has a communication path connected at least to the storage apparatus, and can further perform I2C communication with the storing apparatus; an auxiliary apparatus that can perform I2C communication with the PCIe switch; and a MOS switch that controls power supply from the power source to the storing apparatus, wherein if timeout of the I2C communication between the PCIe switch and the storing apparatus occurs, the PCIe switch transmits a hard reset command to the auxiliary apparatus; and wherein when the auxiliary apparatus receives the hard reset command, the auxiliary apparatus stops the power supply to the storing apparatus by using the MOS switch and then performs power resupply.

Claims (24)

1. A storage system comprising:

a power source;

a drive box that stores a storage apparatus;

a storing apparatus having a storage unit in which data regarding devices is stored;

a PCIe switch that can switch between a plurality of communication paths, has a communication path connected at least to the storage apparatus, and can further perform I2C communication with the storing apparatus;

an auxiliary apparatus that can perform I2C communication with the PCIe switch; and

a MOS switch that controls power supply from the power source to the storing apparatus,

wherein, if timeout of the I2C communication between the PCIe switch and the storing apparatus occurs, the PCIe switch transmits a hard reset command to the auxiliary apparatus,

wherein, when the auxiliary apparatus receives the hard reset command, the auxiliary apparatus stops the power supply to the storing apparatus by using the MOS switch and then performs power resupply, and

wherein the power source and the auxiliary apparatus are directly connected to the MOS switch.

2. The storage system according to claim 1 ,

further comprising a midplane that connects the power source, the drive box, and the PCIe switch,

wherein the storing apparatus stores information about the midplane.

3. The storage system according to claim 2 ,

wherein the MOS switch is placed in the midplane.

4. The storage system according to claim 1 ,

wherein the auxiliary apparatus is a Complex Programmable Logic Device (CPLD).

5. The storage system according to claim 1 ,

wherein if the timeout of the I2C communication between the PCIe switch and the storing apparatus occurs, the PCIe switch firstly transmits a soft reset command to the storing apparatus; and

wherein if the timeout of the I2C communication between the PCIe switch and the storing apparatus occurs after the transmission of the soft reset command, the PCIe switch transmits the hard reset command to the auxiliary apparatus.

6. The storage system according to claim 1 ,

further comprising a reporting unit that presents information to an operator,

wherein if the timeout of the I2C communication between the PCIe switch and the storing apparatus occurs even after the auxiliary apparatus performs the power resupply, the storage system reports a failure in communication with the storing apparatus by using the reporting unit.

7. The storage system according to claim 2 , wherein the storage apparatus is placed in the midplane.

Assignments (2)
DE-MERGER EFFECTIVE APRIL 1, 2024 Recorded Oct 1, 2024
From: HITACHI, LTD.
To: HITACHI VANTARA, LTD.
Reel/Frame 069052/0281 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Mar 7, 2022
From: NAKASHIMA, ISSEI
To: HITACHI, LTD.
Reel/Frame 059189/0198 →
Priority Claims (1)
JP 2021-195318 · Dec 1, 2021 · national
Continuity (1)
Related Publication 20230168980A1 · Jun 1, 2023