IP Library Granted Patent US 12,347,806
Granted Patent B2
US 12,347,806 · App. 17/706,612 · Granted Jul 1, 2025

Method of mounting electronic component

Inventors: Kenichi Takemasa (Tokyo, JP); Kazuyuki Yamada (Tokyo, JP); Keisuke Asada (Tokyo, JP); Daiki Isono (Tokyo, JP)
Assignee: JAPAN DISPLAY INC.
H01L24/97H01L25/0753H01L2224/95136
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,347,806
App. No.
17/706,612
Granted
Jul 1, 2025
Kind
B2
Abstract

According to one embodiment, a method of mounting electronic components, includes placing a workpiece comprising an insulating substrate including a first surface, a circuit board including a terminal portion and a spacer, a sapphire substrate including a second surface and a wafer including the electronic components, bringing the pressure jig into contact with a part of the sapphire substrate to apply a load on a contact part between a part of an upper surface of the spacer and the second surface, pressing the sapphire substrate toward the circuit board with the pressure jig, to bring other part of the upper surface of the spacer into contact with the second surface and flatten the sapphire substrate.

Claims (16)

1. A method of mounting electronic components, comprising:

placing a workpiece comprising an insulating substrate including a first surface, a circuit board including a terminal portion located on a side of the first surface and a spacer, a sapphire substrate including a second surface and a wafer including the electronic components located on a side of the second surface, between a stage and a pressure jig so that the first surface and the second surface oppose each other;

bringing the pressure jig into contact with a part of the sapphire substrate to apply a load on a contact part between a part of an upper surface of the spacer and the second surface;

pressing the sapphire substrate toward the circuit board with the pressure jig to bring other part of the upper surface of the spacer into contact with the second surface and flatten the sapphire substrate;

irradiating first laser beam onto the workpiece through a window of the pressure jig, and joining the electronic components to the circuit board;

irradiating second laser light having a wavelength band different from that of the first laser light onto the workpiece through the window, to remove the electronic components from the sapphire substrate; and

releasing the pressure jig from the sapphire substrate.

2. The method of claim 1 , wherein

when the pressure jig is brought into contact with the part of the sapphire substrate to apply a load to the contact part between the part of the upper surface of the spacer and the second surface, the other part of the upper surface of the spacer is separated from the second surface.

3. The method of claim 1 , wherein

when the sapphire substrate is flattened, the entire upper surface of the spacer and the second surface are in contact with each other.

4. The method of claim 1 , wherein

the spacer includes a plurality of hole portions, and

when the sapphire substrate is pressurized with the pressure jig toward the circuit board, the electronic components are placed in the hole portions.

5. The method of claim 1 , wherein

a rigidity of the spacer is equal to or higher than a rigidity of the sapphire substrate.

Assignments (2)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jun 27, 2025
From: JAPAN DISPLAY INC.
To: MAGNOLIA WHITE CORPORATION
Reel/Frame 071741/0492 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Mar 29, 2022
From: TAKEMASA, KENICHI; YAMADA, KAZUYUKI; ASADA, KEISUKE; ISONO, DAIKI
To: JAPAN DISPLAY INC.
Reel/Frame 059420/0742 →
Priority Claims (1)
JP 2021-063629 · Apr 2, 2021 · national
Continuity (1)
Related Publication 20220320041A1 · Oct 6, 2022
References Cited (11)
US 10770426B2 · Hwangbo et al. · 2020 [cited by applicant]
US 20170133357A1 · Kuo · 2017 [cited by examiner]
US 20190114974A1 · Chen · 2019 [cited by examiner]
US 20200243708A1 · Yanagawa et al. · 2020 [cited by applicant]
CN 108538878A · 2018 [cited by applicant]
JP 201983280A · 2019 [cited by applicant]
WO 2016158808A1 · 2016 [cited by applicant]
WO WO2020062750A1 · 2020 [cited by examiner]
WO 2020261892A1 · 2020 [cited by applicant]
Japanese Office Action issued Nov. 5, 2024, in corresponding Japanese Patent Application No. 2021-063629, 6pp. [cited by applicant]
Chinese Office Action issued Nov. 29, 2024, in corresponding Chinese Patent Application No. 202210347325.1 8pp. [cited by applicant]