IP Library Granted Patent US 11,784,750
Granted Patent B2
US 11,784,750 · App. 17/713,793 · Granted Oct 10, 2023

HARQ for advanced channel codes

Inventors: Chunxuan Ye (San Diego, CA); Nirav B. Shah (San Diego, CA); Fengjun Xi (San Diego, CA); Kyle Pan (Saint James, NY)
Assignee: InterDigital Patent Holdings, Inc.
H04L1/0057H03M13/1102H03M13/116H03M13/6306H03M13/6393H04L1/005H04L1/0041H04L1/0069H04L1/1812H04L1/1819H04L1/1867H03M13/13
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 11,784,750
App. No.
17/713,793
Granted
Oct 10, 2023
Kind
B2
Abstract

A method may comprise receiving a first signal comprising first LDPC bits including systematic bits and parity bits and transmitting information indicating that the first signal was incorrectly received. A second signal comprising second LDPC bits may be received in response to the transmitting. The second signal may include LDPC bits according to a lifting size of an LDPC base graph.

Claims (34)

1. A method comprising:

receiving a first signal comprising first low density parity check (LDPC) bits, wherein the first LDPC bits include systematic bits and parity bits;

transmitting information indicating that the first signal was incorrectly received; and

receiving a second signal comprising second LDPC bits, in response to the information indicating that the first signal was incorrectly received, wherein the second signal includes LDPC bits according to a lifting size of an LDPC base graph.

2. The method of claim 1 , wherein the second LDPC bits include other systematic bits and other parity bits.

3. The method of claim 1 , wherein the systematic bits and the parity bits are combined with the other systematic bits and the other parity bits.

4. The method of claim 1 , wherein the second LDPC bits include at least some of the first LDPC bits.

5. The method of claim 1 , wherein the first LDPC bits are encoded based on the LDPC base graph.

6. The method of claim 1 , wherein the first signal includes LDPC bits according to the lifting size of the LDPC base graph.

7. The method of claim 1 , wherein the method is performed by a user equipment (UE).

8. The method of claim 1 , wherein the method is performed by a base station.

9. A wireless transmit/receive unit (WTRU) comprising:

a receiver configured to receive a first signal comprising first low density parity check (LDPC) bits, wherein the first LDPC bits include systematic bits and parity bits;

a transmitter configured to transmit information indicating that the first signal was incorrectly received; and

the receiver configured to receive a second signal comprising second LDPC bits, in response to the information indicating that the first signal was incorrectly received, wherein the second signal includes LDPC bits according to a lifting size of an LDPC base graph.

10. The WTRU of claim 9 , wherein the second LDPC bits include other systematic bits and other parity bits.

11. The WTRU of claim 9 , wherein the systematic bits and the parity bits are combined with the other systematic bits and other parity bits.

12. The WTRU of claim 9 , wherein the second LDPC bits include at least some of the first LDPC bits.

13. The WTRU of claim 9 , wherein the first LDPC bits are encoded based on the LDPC base graph.

14. The WTRU of claim 9 , wherein the first signal includes LDPC bits according to the lifting size of the LDPC base graph.

15. The WTRU of claim 9 , wherein the WTRU is a user equipment (UE).

16. The WTRU of claim 9 , wherein the WTRU is a base station.

17. A wireless transmit/receive unit (WTRU) comprising:

a receiver configured to receive a first signal comprising first low density parity check (LDPC) bits, wherein the first LDPC bits include first systematic bits and first parity bits;

a transmitter configured to transmit information indicating that the first signal was incorrectly received; and

the receiver configured to receive a second signal comprising second LDPC bits, wherein the second LDPC bits include second systematic bits and second parity bits, in response to the information indicating that the first signal was incorrectly received, wherein the LDPC bits of the second signal are in accordance with a lifting size of an LDPC base graph; and

circuitry configured to combine the first signal and the second signal.

18. The WTRU of claim 17 , further comprising:

the transmitter configured to transmit information indicating successful data reception, based on the combination of the first signal and the second signal.

19. The WTRU of claim 17 , wherein the second LDPC bits include at least some of the first LDPC bits.

20. The WTRU of claim 17 , wherein the second LDPC bits include none of the first LDPC bits.

21. The WTRU of claim 17 , wherein the circuitry configured to combine the first signal and the second signal is incremental redundancy circuitry.

22. The WTRU of claim 17 , wherein the WTRU is a user equipment (UE).

23. The WTRU of claim 17 , wherein the WTRU is a base station.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jan 17, 2023
From: IDAC HOLDINGS, INC. BY ITS SUCCESSOR INTERDIGITAL PATENT HOLDINGS, INC.
To: INTERDIGITAL PATENT HOLDINGS, INC.
Reel/Frame 062401/0738 →
Continuity (5)
Continuation 16987809 · Aug 7, 2020
Continuation 16324347
Provisional Application 62416504 · Nov 2, 2016
Provisional Application 62372966 · Aug 10, 2016
Related Publication 20220231786A1 · Jul 21, 2022
Cited By (1)
US 12,191,996