IP Library Granted Patent US 12,022,177
Granted Patent B2
US 12,022,177 · App. 17/733,992 · Granted Jun 25, 2024

Camera module with multi-camera switching and electronic device

Inventor: Zongan Lv (Dongguan, CN)
Assignee: VIVO MOBILE COMMUNICATION CO., LTD.
H04N23/54H04N23/57H04N23/611H04N23/667
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,022,177
App. No.
17/733,992
Granted
Jun 25, 2024
Kind
B2
Abstract

A camera module and an electronic device are provided. The camera module includes a first camera and a second camera. The first camera includes M first signal ends, and the second camera includes N second signal ends, where M and N are positive integers and M is greater than or equal to N. The M first signal ends are connected to the processor to form M lanes. The N second signal ends are one-to-one connected to N lanes among the M lanes. At least one second signal end is connected to a corresponding lane by a resistor.

Claims (34)

1. A camera module, included in an electronic device comprising a processor, wherein the camera module comprises a first camera and a second camera, wherein the first camera comprises M first signal ends, and the second camera comprises N second signal ends, wherein M and N are positive integers, and M is greater than or equal to N, wherein:

the M first signal ends are connected to the processor to form M separate lanes; and

the N second signal ends are one-to-one connected to N separate lanes among the M separate lanes, and each second signal end is connected to a corresponding lane by a resistor not connected to other (N−1) lanes.

2. The camera module according to claim 1 , wherein a line length between a junction of a first lane and a first signal end connected to the first lane is less than a line length between the junction and a second signal end connected to the first lane; and

the first lane is any one of the N separate lanes.

3. The camera module according to claim 2 , wherein a target second signal end is connected to a second lane by a first resistor, and a first line length between the first resistor and the target second signal end is greater than a second line length, wherein:

the second line length is: a line length between the first resistor and the second lane; and

the target second signal end is any one of the N second signal ends.

4. The camera module according to claim 1 , wherein the first camera and the second camera satisfy at least one of the following:

a number of pixels per inch of the second camera is lower than a number of pixels per inch of the first camera;

a signal frequency of the second camera is lower than a signal frequency of the first camera; or

a transmission rate of the second camera is lower than a transmission rate of the first camera.

5. The camera module according to claim 1 , wherein the M first signal ends comprise a first clock signal end, and the N separate lanes comprise a third lane connected to the first clock signal end;

the N second signal ends comprise a second clock signal end, and the second clock signal end is connected to the third lane by a second resistor;

the camera module further comprises a third camera comprising K third signal ends, and a third clock signal end in the K third signal ends is connected to the third lane; and

(K−1) third signal ends other than the third clock signal end are connected to lanes between the first signal ends and the processor respectively, and at least one of the third signal ends is connected to a corresponding lane by the resistor respectively, wherein K is a positive integer.

6. The camera module according to claim 1 , wherein among the N second signal ends, each second signal end is connected to a corresponding lane by the resistor.

7. An electronic device, comprising a processor and a camera module, wherein the camera module comprises a first camera and a second camera, wherein the first camera comprises M first signal ends, the second camera comprises N second signal ends, wherein M and N are positive integers, and M is greater than or equal to N, wherein:

the M first signal ends are connected to the processor to form M separate lanes; and

the N second signal ends are one-to-one connected to N separate lanes among the M separate lanes, and each second signal end is connected to a corresponding lane by a resistor not connected to other (N−1) lanes.

8. The electronic device according to claim 7 , wherein a line length between a junction of a first lane and a first signal end connected to the first lane is less than a line length between the junction and a second signal end connected to the first lane; and

the first lane is any one of the N separate lanes.

9. The electronic device according to claim 8 , wherein a target second signal end is connected to a second lane by a first resistor, and a first line length between the first resistor and the target second signal end is greater than a second line length, wherein:

the second line length is: a line length between the first resistor and the second lane; and

the target second signal end is any one of the N second signal ends.

10. The electronic device according to claim 7 , wherein the first camera and the second camera satisfy at least one of the following:

a number of pixels per inch of the second camera is lower than a number of pixels per inch of the first camera;

a signal frequency of the second camera is lower than a signal frequency of the first camera; or

a transmission rate of the second camera is lower than a transmission rate of the first camera.

11. The electronic device according to claim 7 , wherein the M first signal ends comprise a first clock signal end, and the N separate lanes comprise a third lane connected to the first clock signal end;

the N second signal ends comprise a second clock signal end, and the second clock signal end is connected to the third lane by a second resistor;

the camera module further comprises a third camera comprising K third signal ends, and a third clock signal end in the K third signal ends is connected to the third lane; and

(K−1) third signal ends other than the third clock signal end are connected to lanes between the first signal ends and the processor respectively, and at least one of the third signal ends is connected to a corresponding lane by the resistor respectively, wherein K is a positive integer.

12. The electronic device according to claim 7 , wherein among the N second signal ends, each second signal end is connected to a corresponding lane by the resistor.

Assignments (2)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Oct 30, 2025
From: VIVO MOBILE COMMUNICATION CO., LTD.
To: NOKIA TECHNOLOGIES OY
Reel/Frame 073133/0098 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded May 2, 2022
From: LV, ZONGAN
To: VIVO MOBILE COMMUNICATION CO., LTD.
Reel/Frame 059746/0643 →
Priority Claims (1)
CN 201911044545.1 · Oct 30, 2019 · national
Continuity (2)
Continuation PCTCN2020123880 · Oct 27, 2020
Related Publication 20220263984A1 · Aug 18, 2022