IP Library Granted Patent US 12,143,713
Granted Patent B2
US 12,143,713 · App. 17/737,673 · Granted Nov 12, 2024

Multi-chip camera controller system with inter-chip communication

Inventors: Younes Djadi (Austin, TX); Nariankadu D. Hemkumar (Austin, TX); Sachin Deo (Austin, TX); Daniel T. Bogard (Austin, TX); Nathan Daniel Pozniak Buchanan (Austin, TX); Eric B. Smith (Austin, TX)
Assignee: Cirrus Logic, Inc.
H04N23/661G01D5/145G03B13/36H04N23/66H04N23/662H04N23/665
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,143,713
App. No.
17/737,673
Granted
Nov 12, 2024
Kind
B2
Abstract

A system for using actuators to control an image sensor and/or lens based on sensor data received from position sensors and based on position information for the image sensor and/or lens received from a host processor includes a primary camera controller device, at least one secondary camera controller device, and at least one communication link connecting the primary camera controller device and the at least one secondary camera controller device. The primary and secondary camera controller devices receive respective primary and secondary sensor data from the position sensors, send the respective primary and secondary sensor data to the other camera controller device via the communication link, process the primary and secondary sensor data and the position information to generate respective primary and secondary control data, and drive the respective primary and secondary control data to the actuators concurrently.

Claims (92)

1. A system for using actuators to control an image sensor and/or lens based on sensor data received from position sensors and based on position information for the image sensor and/or lens received from a host processor, comprising:

a primary camera controller device;

at least one secondary camera controller device; and

at least one communication link connecting the primary camera controller device and the at least one secondary camera controller device;

wherein the primary and secondary camera controller devices are configured to:

receive respective primary and secondary sensor data from the position sensors;

send the respective primary and secondary sensor data to the other camera controller device via the communication link;

process the primary and secondary sensor data and the position information to generate respective primary and secondary control data; and

drive the respective primary and secondary control data to the actuators concurrently;

wherein the primary and secondary camera controller devices are configured to synchronize a digital signal processor (DSP) frame of the secondary camera controller device to a DSP frame of the primary camera controller device;

wherein each of the primary camera controller device and the secondary camera controller device comprises a DSP and a clock source that provides a clock signal to the DSP;

wherein the secondary camera controller device comprises a free running counter that counts cycles of the clock source; and

wherein to synchronize the DSP frame of the secondary camera controller device to the DSP frame of the primary camera controller device, the secondary camera controller device is configured to:

use the free running counter to determine a frequency error between frequencies of the clock sources of the primary and secondary camera controller devices; and

use the frequency error to adjust the frequency of the clock source of the secondary camera controller device.

2. The system of claim 1 ,

wherein the primary camera controller device is further configured to:

receive the position information from the host processor; and

send the position information to the secondary camera controller device via the communication link.

3. The system of claim 1 ,

wherein each DSP frame, the primary camera controller device is configured to send a packet over the communication link to the secondary camera controller device at a predetermined delay relative to a start of the DSP frame; and

wherein to use the free running counter to determine the frequency error between the frequencies of the clock sources of the primary and secondary camera controller devices, the secondary camera controller device is configured to:

latch a value of the free running counter in response to detection of the packet received from the primary camera controller device on the communication link;

subtract the latched value associated with the DSP frame from the latched value associated with an immediately previous DSP frame to produce a measured DSP frame period; and

subtract the measured DSP frame period from a predetermined expected DSP frame period to produce the frequency error.

4. The system of claim 3 ,

wherein the secondary camera controller device is configured to average the frequency error produced over a plurality of DSP frames; and

use the average frequency error to adjust the frequency of the clock source of the secondary camera controller device.

5. The system of claim 1 ,

wherein the communication link is a point-to-point serial communication link; and

wherein the primary and secondary camera controller devices are configured to enable the primary camera controller device to configure and control the secondary device through the point-to-point serial communication link.

6. The system of claim 5 ,

wherein the primary and secondary camera controller devices are configured to enable the primary camera controller device to configure and control the secondary device through the point-to-point serial communication link by accessing memories and/or registers of the secondary camera controller device by sending memory and/or register read and write command packets over the point-to-point serial communication link.

7. The system of claim 1 ,

wherein communication link is a full-duplex communication link.

8. The system of claim 1 ,

wherein the sensor data processed to generate the control data further comprises temperature data received from temperature sensors and/or voltage data received from power supply voltage sensors.

9. The system of claim 1 ,

wherein the primary and secondary camera controller devices are configured to use the communication link to enable the primary camera controller device to monitor errors of the secondary camera controller device.

10. A method for using actuators to control an image sensor and/or lens based on sensor data received from position sensors and based on position information for the image sensor and/or lens received from a host processor, comprising:

receiving, by a primary camera controller device and at least one secondary camera controller device, respective primary and secondary sensor data from the position sensors;

sending, by the primary camera controller device and the at least one secondary camera controller device, the respective primary and secondary sensor data to the other camera controller device via at least one communication link connecting the primary camera controller device and the at least one secondary camera controller device;

processing, by the primary camera controller device and the at least one secondary camera controller device, the primary and secondary sensor data and the position information to generate respective primary and secondary control data; and

driving, by the primary camera controller device and the at least one secondary camera controller device, the respective primary and secondary control data to the actuators concurrently;

synchronizing, by the primary and secondary camera controller devices, a digital signal processor (DSP) frame of the secondary camera controller device to a DSP frame of the primary camera controller device;

wherein each of the primary camera controller device and the secondary camera controller device comprises a DSP and a clock source that provides a clock signal to the DSP;

wherein the secondary camera controller device comprises a free running counter that counts cycles of the clock source; and

wherein said synchronizing the DSP frame of the secondary camera controller device to the DSP frame of the primary camera controller device comprises:

using, by the secondary camera controller device, the free running counter to determine a frequency error between frequencies of the clock sources of the primary and secondary camera controller devices; and

using, by the secondary camera controller device, the frequency error to adjust the frequency of the clock source of the secondary camera controller device.

11. The method of claim 10 , further comprising:

receiving, by the primary camera controller device, the position information from the host processor; and

sending, by the primary camera controller device, the position information to the secondary camera controller device via the communication link.

12. The method of claim 10 , further comprising:

each DSP frame:

sending, by the primary camera controller device, a packet over the communication link to the secondary camera controller device at a predetermined delay relative to a start of the DSP frame; and

wherein said using the free running counter to determine the frequency error between the frequencies of the clock sources of the primary and secondary camera controller devices comprises:

latching, by the secondary camera controller device, a value of the free running counter in response to detection of the packet received from the primary camera controller device on the communication link;

subtracting, by the secondary camera controller device, the latched value associated with the DSP frame from the latched value associated with an immediately previous DSP frame to produce a measured DSP frame period; and

subtracting, by the secondary camera controller device, the measured DSP frame period from a predetermined expected DSP frame period to produce the frequency error.

13. The method of claim 12 , further comprising:

averaging, by the secondary camera controller device, the frequency error produced over a plurality of DSP frames; and

using, by the secondary camera controller device, the average frequency error to adjust the frequency of the clock source of the secondary camera controller device.

14. The method of claim 10 , further comprising:

wherein the communication link is a point-to-point serial communication link; and

enabling, by the primary and secondary camera controller devices, the primary camera controller device to configure and control the secondary device through the point-to-point serial communication link.

15. The method of claim 14 ,

wherein said enabling, by the primary and secondary camera controller devices, the primary camera controller device to configure and control the secondary device through the point-to-point serial communication link comprises:

accessing, by the primary camera controller device, memories and/or registers of the secondary camera controller device by sending memory and/or register read and write command packets over the point-to-point serial communication link.

16. The method of claim 10 ,

wherein communication link is a full-duplex communication link.

17. The method of claim 10 ,

wherein the sensor data processed to generate the control data further comprises temperature data received from temperature sensors and/or voltage data received from power supply voltage sensors.

18. The method of claim 10 , further comprising:

using, by the primary and secondary camera controller devices, the communication link to enable the primary camera controller device to monitor errors of the secondary camera controller device.

19. A system for using actuators to control an image sensor and/or lens based on sensor data received from position sensors and based on position information for the image sensor and/or lens received from a host processor, comprising:

a primary camera controller device;

at least one secondary camera controller device; and

at least one communication link connecting the primary camera controller device and the at least one secondary camera controller device;

wherein the primary and secondary camera controller devices are configured to:

receive respective primary and secondary sensor data from the position sensors;

send the respective primary and secondary sensor data to the other camera controller device via the communication link;

process the primary and secondary sensor data and the position information to generate respective primary and secondary control data; and

drive the respective primary and secondary control data to the actuators concurrently;

wherein the communication link is a point-to-point serial communication link; and

wherein the primary and secondary camera controller devices are configured to enable the primary camera controller device to configure and control the secondary device through the point-to-point serial communication link.

20. The system of claim 19 ,

wherein the primary and secondary camera controller devices are configured to enable the primary camera controller device to configure and control the secondary device through the point-to-point serial communication link by accessing memories and/or registers of the secondary camera controller device by sending memory and/or register read and write command packets over the point-to-point serial communication link.

21. The system of claim 19 ,

wherein communication link is a full-duplex communication link.

22. The system of claim 19 ,

wherein the primary and secondary camera controller devices are configured to use the communication link to enable the primary camera controller device to monitor errors of the secondary camera controller device.

Assignments (2)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jul 5, 2024
From: CIRRUS LOGIC INTERNATIONAL SEMICONDUCTOR LTD.
To: CIRRUS LOGIC, INC.
Reel/Frame 067919/0164 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jun 23, 2022
From: DJADI, YOUNES; HEMKUMAR, NARIANKADU D.; DEO, SACHIN; BOGARD, DANIEL T.; BUCHANAN, NATHAN D.P.; SMITH, ERIC B.
To: CIRRUS LOGIC INTERNATIONAL SEMICONDUCTOR LTD.
Reel/Frame 060295/0048 →
Continuity (5)
Continuation 17737615 · May 5, 2022
Continuation In Part 17320528 · May 14, 2021
Provisional Application 63186022 · May 7, 2021
Provisional Application 63024735 · May 14, 2020
Related Publication 20220321765A1 · Oct 6, 2022