IP Library › Granted Patent US 12,493,810

Granted Patent B2

US 12,493,810 · App. 17/739,599 · Granted Dec 9, 2025

Pulse generation in a quantum device operator

Inventors: Ori Weber (Tel Aviv, IL); Nir Halay (Tel Aviv, IL); Assaf Bismut (Tel Aviv, IL); Oded Wertheim (Tel Aviv, IL); Yonatan Cohen (Tel Aviv, IL); Nissim Ofek (Tel Aviv, IL); Itamar Sivan (Tel Aviv, IL)

Assignee: Q.M Technologies Ltd.

G06N10/40

View Patent ↗

Loading inventors, assignments & file history…

Monitor This Case

Get email alerts when status or documents change.

Order Certified Copies

Most orders are placed with the USPTO same day — all within 24 business hours.

Order via The Patent Place →

Pre-filled with this patent's details

Quick Facts

Patent No.: US 12,493,810
App. No.: 17/739,599
Granted: Dec 9, 2025
Kind: B2

External Links

USPTO Patent Center↗ Full Patent PDF↗

Abstract

In a quantum computer, quantum algorithms are performed by exciting a qubit with a quantum control pulse. This quantum control pulse is an electromagnetic RF signal that is generated at baseband according to an analog waveform. An application digitally generates samples of this analog waveform using multiple classical processors that control multiple physical channels in parallel.

Claims (365)

1 . A system comprising:

a first classical processor operable to generate one or more commands; and

a plurality of physical layer circuits configured to simultaneously generate a plurality of analog signals and a plurality of digital signals according to the one or more commands, wherein the plurality of analog signals is operably coupled to a quantum processor via an upconverter circuit comprising a plurality of digital-to-analog converters (DACs), wherein:

a DAC rate, associated with a DAC of the plurality of DACs, is faster than a processor rate associated with the first classical processor; and

a physical layer circuit, of the plurality of physical layer circuits, is operable to generate a plurality of samples per cycle, to support the DAC rate.

2 . The system of claim 1 , wherein:

the number of DACs, in the plurality of DACs, is greater than the number of physical layer circuits, in the plurality of physical layer circuits.

3 . The system of claim 1 , wherein:

the one or more commands comprises an analog generation command, and

a physical layer circuit, of the plurality of physical layer circuits, comprises an analog signal generator operable to generate a plurality of multi-bit samples of an analog waveform according to the analog generation command.

4 . The system of claim 1 , wherein:

the one or more commands comprises a digital generation command, and

a physical layer circuit, of the plurality of physical layer circuits, comprises a digital signal generator operable to generate a digital signal according to the digital generation command.

5 . The system of claim 1 , wherein:

the one or more commands comprise an execution command,

a physical layer circuit, of the plurality of physical layer circuits, comprises a buffer circuit operable to store the plurality of analog signals and the plurality of digital signals, and

the plurality of analog signals and the plurality of digital signals are fetched from the buffer circuit, according to the execution command.

6 . The system of claim 5 , wherein:

the one or more commands comprise a shaping command,

a physical layer circuit, of the plurality of physical layer circuits, comprises a pulse shaper, and

prior to an analog signal being stored in the buffer circuit, the pulse shaper is operable to shape the analog signal, according to the shaping command.

7 . The system of claim 5 , wherein:

the one or more commands comprise a modification command,

the buffer circuit is operable to store the modification command,

a physical layer circuit, of the plurality of physical layer circuits, comprises an analog modulator, and

subsequent to an analog signal being stored in the buffer circuit, the analog modulator is operable to modulate the analog signal, according to the analog modification command.

8 . The system of claim 5 , wherein:

the one or more commands comprise a digital processing command,

a physical layer circuit, of the plurality of physical layer circuits, comprises a digital processor, and

subsequent to a digital signal being stored in the buffer circuit, the digital processor is operable to adjust a timing of the digital signal, according to the digital processing command.

9 . The system of claim 1 , wherein:

a first application circuit comprises the first classical processor,

a second application circuit comprises a second classical processor,

the first classical processor is operable to communicate with the second classical processor, and

the first application circuit and the second application circuit are located in one or more pulse processors.

10 . The system of claim 1 , wherein:

the system comprises at least one second classical processor; and

the number of physical layers, in the plurality of physical layer circuits, is greater than the number of first and second classical processors.

11 . The system of claim 1 , wherein:

the plurality of analog signals comprises one or more analog waveform types; and

the analog waveform types comprise a constant pulse, an arbitrary pulse, an interpolated pulse and a dynamic ramp.

12 . The system of claim 1 , wherein:

at least one of the plurality of physical layer circuits is configured to apply a general manipulation matrix to control a gain of at least one analog signal of the plurality of analog signals.

13 . The system of claim 1 , wherein:

the plurality of physical layer circuits is configured to dynamically apply a different pulse shaping to each of the plurality of analog signals.

14 . The system of claim 1 , wherein:

the plurality of physical layer circuits is configured to dynamically route the plurality of analog signals to the plurality of DACs.

15 . The system of claim 1 , wherein:

the plurality of analog signals is generated at different times;

the plurality of physical layer circuits is configured to concatenate the plurality of analog signals; and

the plurality of physical layer circuits is configured to play the concatenated plurality of analog signals via one or more DACs of the plurality of DACs.

16 . A method comprising:

generating one or more commands via a first classical processor;

generating, via a physical layer circuit of the plurality of physical layer circuits, a plurality of samples per cycle, to support a DAC rate, wherein:

the DAC rate is associated with a DAC of the plurality of DACs, and

the DAC rate is faster than a processor rate associated with the first classical processor.

17 . The method of claim 16 , wherein:

the number of DACs, in the plurality of DACs, is greater than the number of physical layer circuits, in the plurality of physical layer circuits.

18 . The method of claim 16 , wherein:

the one or more commands comprises an analog generation command, and

the method comprises generating, via a physical layer circuit of the plurality of physical layer circuits, a plurality of multi-bit samples of an analog waveform according to the analog generation command.

19 . The method of claim 16 , wherein:

the one or more commands comprises a digital generation command, and

the method comprises generating, via a physical layer circuit of the plurality of physical layer circuits, a digital signal according to the digital generation command.

20 . The method of claim 16 , wherein:

the one or more commands comprise an execution command,

a physical layer circuit of the plurality of physical layer circuits comprises a buffer circuit, and

the method comprises:

storing the plurality of analog signals and the plurality of digital signals in the buffer circuit, and

fetching the plurality of analog signals and the plurality of digital signals from the buffer circuit, according to the execution command.

21 . The method of claim 20 , wherein:

the one or more commands comprise a shaping command,

a physical layer circuit, of the plurality of physical layer circuits, comprises a pulse shaper that is operable according to the shaping command, and

the method comprises shaping an analog signal, via the pulse shaper, prior to the analog signal being stored in the buffer circuit.

22 . The method of claim 20 , wherein:

the one or more commands comprise a modification command,

a physical layer circuit, of the plurality of physical layer circuits, comprises an analog modulator that is operable according to the analog modification command, and

the method comprises:

storing the modification command in the buffer circuit, and

modulating an analog signal subsequent to the analog signal being stored in the buffer circuit.

23 . The method of claim 20 , wherein:

the one or more commands comprise a digital processing command,

a physical layer circuit, of the plurality of physical layer circuits, comprises a digital processor that is operable according to the digital processing command, and

the method comprises adjusting a timing of a digital signal subsequent to the digital signal being stored in the buffer circuit.

24 . The method of claim 16 , wherein:

a first application circuit comprises the first classical processor,

a second application circuit comprises a second classical processor,

the first application circuit and the second application circuit are located in one or more pulse processors, and

the method comprises communicating between the first classical processor and the second classical processor.

25 . The method of claim 16 , wherein:

the system comprises at least one second classical processor; and

the number of physical layers, in the plurality of physical layer circuits, is greater than the number of first and second classical processors.

26 . The method of claim 16 , wherein:

the plurality of analog signals comprises one or more analog waveform types; and

the analog waveform types comprise a constant pulse, an arbitrary pulse, an interpolated pulse and a dynamic ramp.

27 . The method of claim 16 , wherein:

the method comprises applying a general manipulation matrix to control a gain of at least one analog signal of the plurality of analog signals.

28 . The method of claim 16 , wherein:

the method comprises dynamically applying a different pulse shaping to each of the plurality of analog signals.

29 . The method of claim 16 , wherein:

the method comprises dynamically routing the plurality of analog signals to the plurality of DACs.

30 . The method of claim 16 , wherein:

the plurality of analog signals is generated at different times;

the method comprises:

concatenating the plurality of analog signals; and

playing the concatenated plurality of analog signals via one or more DACs of the plurality of DACs.

31 . A system comprising:

a first classical processor operable to generate one or more commands; and

the one or more commands comprise an execution command,

a physical layer circuit, of the plurality of physical layer circuits, comprises a buffer circuit operable to store the plurality of analog signals and the plurality of digital signals, and

the plurality of analog signals and the plurality of digital signals are fetched from the buffer circuit, according to the execution command.

32 . The system of claim 31 , wherein:

the number of DACs, in the plurality of DACs, is greater than the number of physical layer circuits, in the plurality of physical layer circuits.

33 . The system of claim 31 , wherein:

the one or more commands comprises an analog generation command, and

34 . The system of claim 31 , wherein:

the one or more commands comprises a digital generation command, and

a physical layer circuit, of the plurality of physical layer circuits, comprises a digital signal generator operable to generate a digital signal according to the digital generation command.

35 . The system of claim 31 , wherein:

the one or more commands comprise a shaping command,

a physical layer circuit, of the plurality of physical layer circuits, comprises a pulse shaper, and

prior to an analog signal being stored in the buffer circuit, the pulse shaper is operable to shape the analog signal, according to the shaping command.

36 . The system of claim 31 , wherein:

the one or more commands comprise a modification command,

the buffer circuit is operable to store the modification command,

a physical layer circuit, of the plurality of physical layer circuits, comprises an analog modulator, and

subsequent to an analog signal being stored in the buffer circuit, the analog modulator is operable to modulate the analog signal, according to the analog modification command.

37 . The system of claim 31 , wherein:

the one or more commands comprise a digital processing command,

a physical layer circuit, of the plurality of physical layer circuits, comprises a digital processor, and

subsequent to a digital signal being stored in the buffer circuit, the digital processor is operable to adjust a timing of the digital signal, according to the digital processing command.

38 . The system of claim 31 , wherein:

a first application circuit comprises the first classical processor,

a second application circuit comprises a second classical processor,

the first classical processor is operable to communicate with the second classical processor, and

the first application circuit and the second application circuit are located in one or more pulse processors.

39 . The system of claim 31 , wherein:

the system comprises at least one second classical processor; and

the number of physical layers, in the plurality of physical layer circuits, is greater than the number of first and second classical processors.

40 . The system of claim 31 , wherein:

the plurality of analog signals comprises one or more analog waveform types; and

the analog waveform types comprise a constant pulse, an arbitrary pulse, an interpolated pulse and a dynamic ramp.

41 . The system of claim 31 , wherein:

at least one of the plurality of physical layer circuits is configured to apply a general manipulation matrix to control a gain of at least one analog signal of the plurality of analog signals.

42 . The system of claim 31 , wherein:

the plurality of physical layer circuits is configured to dynamically apply a different pulse shaping to each of the plurality of analog signals.

43 . The system of claim 31 , wherein:

the plurality of physical layer circuits is configured to dynamically route the plurality of analog signals to the plurality of DACs.

44 . The system of claim 31 , wherein:

the plurality of analog signals is generated at different times;

the plurality of physical layer circuits is configured to concatenate the plurality of analog signals; and

the plurality of physical layer circuits is configured to play the concatenated plurality of analog signals via one or more DACs of the plurality of DACs.

45 . A method comprising:

generating one or more commands via a first classical processor;

the one or more commands comprise an execution command, and

a physical layer circuit of the plurality of physical layer circuits comprises a buffer circuit;

storing the plurality of analog signals and the plurality of digital signals in the buffer circuit; and

fetching the plurality of analog signals and the plurality of digital signals from the buffer circuit, according to the execution command.

46 . The method of claim 45 , wherein:

the number of DACs, in the plurality of DACs, is greater than the number of physical layer circuits, in the plurality of physical layer circuits.

47 . The method of claim 45 , wherein:

the one or more commands comprises an analog generation command, and

48 . The method of claim 45 , wherein:

the one or more commands comprises a digital generation command, and

the method comprises generating, via a physical layer circuit of the plurality of physical layer circuits, a digital signal according to the digital generation command.

49 . The method of claim 45 , wherein:

the one or more commands comprise a shaping command,

a physical layer circuit, of the plurality of physical layer circuits, comprises a pulse shaper that is operable according to the shaping command, and

the method comprises shaping an analog signal, via the pulse shaper, prior to the analog signal being stored in the buffer circuit.

50 . The method of claim 45 , wherein:

the one or more commands comprise a modification command,

a physical layer circuit, of the plurality of physical layer circuits, comprises an analog modulator that is operable according to the analog modification command, and

the method comprises:

storing the modification command in the buffer circuit, and

modulating an analog signal subsequent to the analog signal being stored in the buffer circuit.

51 . The method of claim 45 , wherein:

the one or more commands comprise a digital processing command,

a physical layer circuit, of the plurality of physical layer circuits, comprises a digital processor that is operable according to the digital processing command, and

the method comprises adjusting a timing of a digital signal subsequent to the digital signal being stored in the buffer circuit.

52 . The method of claim 45 , wherein:

a first application circuit comprises the first classical processor,

a second application circuit comprises a second classical processor,

the first application circuit and the second application circuit are located in one or more pulse processors, and

the method comprises communicating between the first classical processor and the second classical processor.

53 . The method of claim 45 , wherein:

the system comprises at least one second classical processor; and

the number of physical layers, in the plurality of physical layer circuits, is greater than the number of first and second classical processors.

54 . The method of claim 45 , wherein:

the plurality of analog signals comprises one or more analog waveform types; and

the analog waveform types comprise a constant pulse, an arbitrary pulse, an interpolated pulse and a dynamic ramp.

55 . The method of claim 45 , wherein:

the method comprises applying a general manipulation matrix to control a gain of at least one analog signal of the plurality of analog signals.

56 . The method of claim 45 , wherein:

the method comprises dynamically applying a different pulse shaping to each of the plurality of analog signals.

57 . The method of claim 45 , wherein:

the method comprises dynamically routing the plurality of analog signals to the plurality of DACs.

58 . The method of claim 45 , wherein:

the plurality of analog signals is generated at different times;

the method comprises:

concatenating the plurality of analog signals; and

playing the concatenated plurality of analog signals via one or more DACs of the plurality of DACs.

59 . A system comprising:

a first classical processor operable to generate one or more commands; and

a first application circuit comprises the first classical processor,

a second application circuit comprises a second classical processor,

the first classical processor is operable to communicate with the second classical processor, and

the first application circuit and the second application circuit are located in one or more pulse processors.

60 . The system of claim 59 , wherein:

the number of DACs, in the plurality of DACs, is greater than the number of physical layer circuits, in the plurality of physical layer circuits.

61 . The system of claim 59 , wherein:

the one or more commands comprises an analog generation command, and

62 . The system of claim 59 , wherein:

the one or more commands comprises a digital generation command, and

a physical layer circuit, of the plurality of physical layer circuits, comprises a digital signal generator operable to generate a digital signal according to the digital generation command.

63 . The system of claim 59 , wherein:

the system comprises at least one second classical processor; and

the number of physical layers, in the plurality of physical layer circuits, is greater than the number of first and second classical processors.

64 . The system of claim 59 , wherein:

the plurality of analog signals comprises one or more analog waveform types; and

the analog waveform types comprise a constant pulse, an arbitrary pulse, an interpolated pulse and a dynamic ramp.

65 . The system of claim 59 , wherein:

at least one of the plurality of physical layer circuits is configured to apply a general manipulation matrix to control a gain of at least one analog signal of the plurality of analog signals.

66 . The system of claim 59 , wherein:

the plurality of physical layer circuits is configured to dynamically apply a different pulse shaping to each of the plurality of analog signals.

67 . The system of claim 59 , wherein:

the plurality of physical layer circuits is configured to dynamically route the plurality of analog signals to the plurality of DACs.

68 . The system of claim 59 , wherein:

the plurality of analog signals is generated at different times;

the plurality of physical layer circuits is configured to concatenate the plurality of analog signals; and

the plurality of physical layer circuits is configured to play the concatenated plurality of analog signals via one or more DACs of the plurality of DACs.

69 . A method comprising:

generating one or more commands via a first classical processor;

a first application circuit comprises the first classical processor,

a second application circuit comprises a second classical processor,

the first application circuit and the second application circuit are located in one or more pulse processors; and

communicating between the first classical processor and the second classical processor.

70 . The method of claim 69 , wherein:

the number of DACs, in the plurality of DACs, is greater than the number of physical layer circuits, in the plurality of physical layer circuits.

71 . The method of claim 69 , wherein:

the one or more commands comprises an analog generation command, and

72 . The method of claim 69 , wherein:

the one or more commands comprises a digital generation command, and

the method comprises generating, via a physical layer circuit of the plurality of physical layer circuits, a digital signal according to the digital generation command.

73 . The method of claim 69 , wherein:

the system comprises at least one second classical processor; and

the number of physical layers, in the plurality of physical layer circuits, is greater than the number of first and second classical processors.

74 . The method of claim 69 , wherein:

the plurality of analog signals comprises one or more analog waveform types; and

the analog waveform types comprise a constant pulse, an arbitrary pulse, an interpolated pulse and a dynamic ramp.

75 . The method of claim 69 , wherein:

the method comprises applying a general manipulation matrix to control a gain of at least one analog signal of the plurality of analog signals.

76 . The method of claim 69 , wherein:

the method comprises dynamically applying a different pulse shaping to each of the plurality of analog signals.

77 . The method of claim 69 , wherein:

the method comprises dynamically routing the plurality of analog signals to the plurality of DACs.

78 . The method of claim 69 , wherein:

the plurality of analog signals is generated at different times;

the method comprises:

concatenating the plurality of analog signals; and

playing the concatenated plurality of analog signals via one or more DACs of the plurality of DACs.

79 . A system comprising:

a first classical processor operable to generate one or more commands; and

the plurality of physical layer circuits comprises at least one second classical processor; and

the number of physical layers, in the plurality of physical layer circuits, is greater than the number of first and second classical processors.

80 . The system of claim 79 , wherein:

the number of DACs, in the plurality of DACs, is greater than the number of physical layer circuits, in the plurality of physical layer circuits.

81 . The system of claim 79 , wherein:

the one or more commands comprises an analog generation command, and

82 . The system of claim 79 , wherein:

the one or more commands comprises a digital generation command, and

a physical layer circuit, of the plurality of physical layer circuits, comprises a digital signal generator operable to generate a digital signal according to the digital generation command.

83 . The system of claim 79 , wherein:

the plurality of analog signals comprises one or more analog waveform types, and

the analog waveform types comprise a constant pulse, an arbitrary pulse, an interpolated pulse and a dynamic ramp.

84 . The system of claim 79 , wherein:

at least one of the plurality of physical layer circuits is configured to apply a general manipulation matrix to control a gain of at least one analog signal of the plurality of analog signals.

85 . The system of claim 79 , wherein:

the plurality of physical layer circuits is configured to dynamically apply a different pulse shaping to each of the plurality of analog signals.

86 . The system of claim 79 , wherein:

the plurality of physical layer circuits is configured to dynamically route the plurality of analog signals to the plurality of DACs.

87 . The system of claim 79 , wherein:

the plurality of analog signals is generated at different times;

the plurality of physical layer circuits is configured to concatenate the plurality of analog signals; and

the plurality of physical layer circuits is configured to play the concatenated plurality of analog signals via one or more DACs of the plurality of DACs.

88 . A method comprising:

generating one or more commands via a first classical processor or a second classical processor; and

simultaneously generating, via a plurality of physical layer circuits, a plurality of analog signals and a plurality of digital signals according to the one or more commands, wherein the plurality of analog signals is operably coupled to a quantum processor via an upconverter circuit comprising a plurality of digital-to-analog converters (DACs), wherein the plurality of physical layer circuits comprises at least one second classical processor; and the number of physical layers, in the plurality of physical layer circuits, is greater than the number of first and second classical processors.

89 . The method of claim 88 , wherein:

the number of DACs, in the plurality of DACs, is greater than the number of physical layer circuits, in the plurality of physical layer circuits.

90 . The method of claim 89 , wherein:

the one or more commands comprises an analog generation command, and

91 . The method of claim 89 , wherein:

the one or more commands comprises a digital generation command, and

the method comprises generating, via a physical layer circuit of the plurality of physical layer circuits, a digital signal according to the digital generation command.

92 . The method of claim 89 , wherein:

the plurality of analog signals comprises one or more analog waveform types; and

the analog waveform types comprise a constant pulse, an arbitrary pulse, an interpolated pulse and a dynamic ramp.

93 . The method of claim 89 , wherein:

the method comprises applying a general manipulation matrix to control a gain of at least one analog signal of the plurality of analog signals.

94 . The method of claim 89 , wherein:

the method comprises dynamically applying a different pulse shaping to each of the plurality of analog signals.

95 . The method of claim 89 , wherein:

the method comprises dynamically routing the plurality of analog signals to the plurality of DACs.

96 . The method of claim 89 , wherein:

the plurality of analog signals is generated at different times;

the method comprises:

concatenating the plurality of analog signals; and

playing the concatenated plurality of analog signals via one or more DACs of the plurality of DACs.

97 . A system comprising:

a first classical processor operable to generate one or more commands; and

the plurality of analog signals is generated at different times;

the plurality of physical layer circuits is configured to concatenate the plurality of analog signals; and

the plurality of physical layer circuits is configured to play the concatenated plurality of analog signals via one or more DACs of the plurality of DACs.

98 . The system of claim 97 , wherein:

the number of DACs, in the plurality of DACs, is greater than the number of physical layer circuits, in the plurality of physical layer circuits.

99 . The system of claim 97 , wherein:

the one or more commands comprises an analog generation command, and

100 . The system of claim 97 , wherein:

the one or more commands comprises a digital generation command, and

a physical layer circuit, of the plurality of physical layer circuits, comprises a digital signal generator operable to generate a digital signal according to the digital generation command.

101 . The system of claim 97 , wherein:

the plurality of analog signals comprises one or more analog waveform types; and

the analog waveform types comprise a constant pulse, an arbitrary pulse, an interpolated pulse and a dynamic ramp.

102 . The system of claim 97 , wherein:

at least one of the plurality of physical layer circuits is configured to apply a general manipulation matrix to control a gain of at least one analog signal of the plurality of analog signals.

103 . The system of claim 97 , wherein:

the plurality of physical layer circuits is configured to dynamically apply a different pulse shaping to each of the plurality of analog signals.

104 . The system of claim 97 , wherein:

the plurality of physical layer circuits is configured to dynamically route the plurality of analog signals to the plurality of DACs.

105 . A method comprising:

generating one or more commands via a first classical processor;

concatenating the plurality of analog signals; and

playing the concatenated plurality of analog signals via one or more DACs of the plurality of DACs, wherein the plurality of analog signals is generated at different times.

106 . The method of claim 105 , wherein:

the number of DACs, in the plurality of DACs, is greater than the number of physical layer circuits, in the plurality of physical layer circuits.

107 . The method of claim 105 , wherein:

the one or more commands comprises an analog generation command, and

108 . The method of claim 105 , wherein:

the one or more commands comprises a digital generation command, and

the method comprises generating, via a physical layer circuit of the plurality of physical layer circuits, a digital signal according to the digital generation command.

109 . The method of claim 105 , wherein:

the plurality of analog signals comprises one or more analog waveform types; and

the analog waveform types comprise a constant pulse, an arbitrary pulse, an interpolated pulse and a dynamic ramp.

110 . The method of claim 105 , wherein:

the method comprises applying a general manipulation matrix to control a gain of at least one analog signal of the plurality of analog signals.

111 . The method of claim 105 , wherein:

the method comprises dynamically applying a different pulse shaping to each of the plurality of analog signals.

112 . The method of claim 105 , wherein:

the method comprises dynamically routing the plurality of analog signals to the plurality of DACs.

Assignments (8)

ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Aug 13, 2025

From: WERTHEIM, ODED

To: Q.M TECHNOLOGIES LTD.

Reel/Frame 072003/0457 →

ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Aug 13, 2025

From: WEBER, ORI

To: Q.M TECHNOLOGIES LTD.

Reel/Frame 072003/0441 →

ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Aug 13, 2025

From: SIVAN, ITAMAR

To: Q.M TECHNOLOGIES LTD.

Reel/Frame 072003/0325 →

ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Aug 12, 2025

From: OFEK, NISSIM

To: Q.M TECHNOLOGIES LTD.

Reel/Frame 071994/0130 →

ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Aug 12, 2025

From: HALAY, NIR

To: Q.M TECHNOLOGIES LTD.

Reel/Frame 071992/0805 →

ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Aug 12, 2025

From: COHEN, YONATAN

To: Q.M TECHNOLOGIES LTD.

Reel/Frame 071992/0465 →

ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Aug 12, 2025

From: BISMUT, ASSAF

To: Q.M TECHNOLOGIES LTD.

Reel/Frame 071992/0167 →

ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded May 9, 2022

From: WEBER, ORI; HALAY, NIR; BISMUT, ASSAF; WERTHEIM, ODED; COHEN, YONATAN; OFEK, NISSIM; SIVAN, ITAMAR

To: QUANTUM MACHINES

Reel/Frame 059871/0151 →

Continuity (1)

Related Publication 20230359916A1 · Nov 9, 2023

References Cited (159)

US 4875484A · Anzai et al. · 1989 [cited by applicant]

US 6223228B1 · Ryan et al. · 2001 [cited by applicant]

US 6426984B1 · Perino et al. · 2002 [cited by applicant]

US 6993108B1 · Chi et al. · 2006 [cited by applicant]

US 7451292B2 · Routt · 2008 [cited by applicant]

US 7535931B1 · Zampetti et al. · 2009 [cited by applicant]

US 7627126B1 · Pikalo · 2009 [cited by applicant]

US 8315969B2 · Roetteler · 2012 [cited by applicant]

US 8385878B2 · Rao · 2013 [cited by applicant]

US 8750717B1 · Yap et al. · 2014 [cited by applicant]

US 9207672B2 · Williams · 2015 [cited by applicant]

US 9400499B2 · Williams · 2016 [cited by applicant]

US 9509324B2 · McDonald et al. · 2016 [cited by applicant]

US 9663358B1 · Cory et al. · 2017 [cited by applicant]

US 9692423B2 · McDermott, III · 2017 [cited by applicant]

US 9847121B2 · Frank · 2017 [cited by applicant]

US 9858531B1 · Monroe · 2018 [cited by applicant]

US 9892365B2 · Rigetti · 2018 [cited by applicant]

US 9978020B1 · Gambetta · 2018 [cited by applicant]

US 9979400B1 · Sete · 2018 [cited by applicant]

US 9996801B2 · Shim · 2018 [cited by applicant]

US 10063228B2 · Deurloo et al. · 2018 [cited by applicant]

US 10122351B1 · Naaman · 2018 [cited by applicant]

US 10127499B1 · Rigetti · 2018 [cited by applicant]

US 10192168B2 · Rigetti · 2019 [cited by applicant]

US 10223643B1 · Bishop et al. · 2019 [cited by applicant]

US 10333503B1 · Cohen et al. · 2019 [cited by applicant]

US 10454459B1 · Cohen · 2019 [cited by applicant]

US 10496069B2 · Nazarathy et al. · 2019 [cited by applicant]

US 10505524B1 · Cohen · 2019 [cited by applicant]

US 10560076B1 · Cohen · 2020 [cited by applicant]

US 10637449B1 · Cohen et al. · 2020 [cited by applicant]

US 10659018B1 · Cohen · 2020 [cited by applicant]

US 10666238B1 · Cohen · 2020 [cited by applicant]

US 10958253B1 · Cohen et al. · 2021 [cited by applicant]

US 10985739B2 · Cohen et al. · 2021 [cited by applicant]

US 11010145B1 · Smith et al. · 2021 [cited by applicant]

US 11463075B2 · Cohen et al. · 2022 [cited by applicant]

US 11616497B2 · Cohen et al. · 2023 [cited by applicant]

US 11616498B2 · Cohen et al. · 2023 [cited by applicant]

US 20040266084A1 · Fujishima et al. · 2004 [cited by applicant]

US 20050180575A1 · Maeda et al. · 2005 [cited by applicant]

US 20060093376A1 · Mitchell et al. · 2006 [cited by applicant]

US 20080037693A1 · Andrus et al. · 2008 [cited by applicant]

US 20110035511A1 · Biederman · 2011 [cited by applicant]

US 20130198499A1 · Dice et al. · 2013 [cited by applicant]

US 20160125311A1 · Fuechsle et al. · 2016 [cited by applicant]

US 20160267032A1 · Rigetti et al. · 2016 [cited by applicant]

US 20160292586A1 · Rigetti et al. · 2016 [cited by applicant]

US 20170094618A1 · Bjorkengren · 2017 [cited by applicant]

US 20170214410A1 · Hincks et al. · 2017 [cited by applicant]

US 20170364796A1 · Wiebe · 2017 [cited by applicant]

US 20180013426A1 · Deurloo et al. · 2018 [cited by applicant]

US 20180032893A1 · Epstein · 2018 [cited by applicant]

US 20180091244A1 · Abdo · 2018 [cited by applicant]

US 20180107579A1 · Chapman · 2018 [cited by applicant]

US 20180123597A1 · Sete · 2018 [cited by applicant]

US 20180237039A1 · Mong et al. · 2018 [cited by applicant]

US 20180260245A1 · Smith · 2018 [cited by applicant]

US 20180260730A1 · Reagor · 2018 [cited by applicant]

US 20180260732A1 · Bloom · 2018 [cited by applicant]

US 20180308007A1 · Amin · 2018 [cited by applicant]

US 20180322409A1 · Barends · 2018 [cited by applicant]

US 20180365585A1 · Smith · 2018 [cited by applicant]

US 20180373995A1 · Tomaru et al. · 2018 [cited by applicant]

US 20180375650A1 · Legre · 2018 [cited by applicant]

US 20190042964A1 · Elsherbini et al. · 2019 [cited by applicant]

US 20190042965A1 · Clarke · 2019 [cited by applicant]

US 20190042970A1 · Zou · 2019 [cited by examiner]

US 20190042971A1 · Zou · 2019 [cited by applicant]

US 20190042972A1 · Zou · 2019 [cited by applicant]

US 20190042973A1 · Zou · 2019 [cited by applicant]

US 20190049495A1 · Ofek · 2019 [cited by applicant]

US 20190251478A1 · Bishop et al. · 2019 [cited by applicant]

US 20190266512A1 · Shen et al. · 2019 [cited by applicant]

US 20190302832A1 · Morgan et al. · 2019 [cited by applicant]

US 20190385088A1 · Naaman et al. · 2019 [cited by applicant]

US 20200293080A1 · Poon et al. · 2020 [cited by applicant]

US 20200364602A1 · Niu et al. · 2020 [cited by applicant]

US 20210004707A1 · Gambetta et al. · 2021 [cited by applicant]

US 20210103847A1 · Akzam · 2021 [cited by applicant]

US 20210125096A1 · Puri et al. · 2021 [cited by applicant]

US 20210173660A1 · Hogaboam · 2021 [cited by examiner]

US 20230139805A1 · Morf · 2023 [cited by examiner]

CA 2420022 · 2003 [cited by applicant]

CN 104467843 · 2015 [cited by applicant]

CN 105281886A · 2016 [cited by applicant]

CN 105912070A · 2016 [cited by applicant]

CN 108111306A · 2018 [cited by applicant]

CN 110085094A · 2019 [cited by applicant]

CN 110677210 · 2020 [cited by applicant]

CN 111464154A · 2020 [cited by applicant]

CN 111767055A · 2020 [cited by applicant]

CN 112019193A · 2020 [cited by applicant]

CN 112149832A · 2020 [cited by applicant]

EP 0388052 · 1990 [cited by applicant]

JP 2011175078A · 2011 [cited by applicant]

JP 2012188875 · 2012 [cited by applicant]

WO 2015178991A2 · 2015 [cited by applicant]

WO 2015178992A2 · 2015 [cited by applicant]

WO 2017078735A1 · 2017 [cited by applicant]

WO 2017123940 · 2017 [cited by applicant]

WO 2017139683A1 · 2017 [cited by applicant]

WO 2018055607 · 2018 [cited by applicant]

WO 2018062991A1 · 2018 [cited by applicant]

WO 2019063117A1 · 2019 [cited by applicant]

WO 2020033807A1 · 2020 [cited by applicant]

WO 2020231795A1 · 2020 [cited by applicant]

WO 2021123903 · 2021 [cited by applicant]

Extended European Search Report Appln No. 19889443.8 dated Aug. 4, 2022. [cited by applicant]

Int'l Search Report and Written Opinion Appln No. PCT/IB2022/054903 mailed Sep. 8, 2022. [cited by applicant]

Int'l Preliminary Report on Patentability Appln No. PCT/IB2021/000067 mailed Sep. 22, 2022. [cited by applicant]

Int'l Search Report and Written Opinion Appln No. PCT/IB2022/053304 mailed Oct. 6, 2022. [cited by applicant]

Serrano, Javier, M. Lipinski, T. Wlostowski, E. Gousiou, Erik van der Bij, M. Cattin, and G. Daniluk. “The white rabbit project.” (2013) Sep. 19, 2013 (Sep. 19, 2013) Entire document. [cited by applicant]

Extended European Search Report Appln No. 19910800.2 dated Oct. 6, 2022. [cited by applicant]

Hornibrook J Met al: “Cryogenic Control Architecture for Large-Scale Quantum Computing”, arxiv.org, Cornell University Library, 201 Olin Library Cornell University Ithaca, NY 14853, Sep. 8, 2014 (Sep. 8, 2014), XP081391… [cited by applicant]

Fu X et al: “An Experimental Microarchitecture for a Superconducting Quantum Processor”, Micro-50 '17: Proceedings of the 50th Annual IEEE/ACM International Symposium on Microarchitecture, Cornell University Library, 20… [cited by applicant]

Zopes J. et al: “High resolution quantum sensing with shaped control pulses”, arxiv.org, Cornell University Library, 201 Olin Library Cornell University Ithaca, NY 14853, May 22, 2017 (May 22, 2017), XP081276850. [cited by applicant]

Cross et al. “Open Quantum Assembly Language”, Jan. 10, 2017. [cited by applicant]

European Office Communication with extended Search Report Appln No. 20766036.6 dated Nov. 24, 2022. [cited by applicant]

Japanese Patent Office Action Appln No. 2021-529723 dated Oct. 26, 2022 with translation. [cited by applicant]

Int'l Search Report and Written Opinion Appln No. PCT/IB2022/000059 mailed Jul. 7, 2022. [cited by applicant]

Moreira , “QuTech Central Controller: A Quantum Control Architecture for a Surface-17 Logical Qubit.” Delft University of Technology Student Theses Collection (2019). Available at the following URL: http://resolver.tude… [cited by applicant]

Int'l Preliminary Report on Patentability Appln No. PCT/IB2020/001004 mailed Jun. 30, 2022. [cited by applicant]

Int'l Search Report and Written Opinion Appln No. PCT/IB2022/000024 mailed Jul. 18, 2022. [cited by applicant]

Baier, Simon, Matteo Pompili, Sophie LN Hermans, Hans KC Beukers, Peter C. Humphreys, Raymond N. Schouten, Raymond FL Vermeulen et al. “Realization of a Multi-Node Quantum Network of Remote Solid-State Qubits”, Science,… [cited by applicant]

Int'l Search Report and Written Opinion Appln No. PCT/IB2022/000068 mailed Jul. 17, 2022. [cited by applicant]

D. Copsey et al., “Toward a scalable, silicon-based quantum computing architecture,” in IEEE Journal of Selected Topics in Quantum Electronics, vol. 9, No. 6, pp. 1552-1569, Nov.-Dec. 2003, doi: 10.1109/JSTQE.2003.82092… [cited by applicant]

U.S. Appl. No. 62/294,966, filed Feb. 12, 2016. [cited by applicant]

Int'l Search Report and Written Opinion Appln No. PCT/IB2019/001410 mailed Jun. 10, 2020. [cited by applicant]

Int'l Search Report and Written Opinion Appln No. PCT/IB2019/001394 mailed Jun. 17, 2020. [cited by applicant]

Zhang J, Hegde SS, Suter D. Pulse sequences for controlled 2-and 3-qubit gates in a hybrid quantum register. arXiv preprint arXiv:1806.08408. Jun. 21, 2018. [cited by applicant]

Wang CY, Kuznetsova L, Gkortsas VM, Diehl L, Kaertner FX, Belkin MA, Belyanin A, Li X, Ham D, Schneider H, Grant P. Mode-locked pulses from mid-infrared quantum cascade lasers. Optics Express. Jul. 20, 2009;17(15):12929… [cited by applicant]

Int'l Search Report and Written Opinion Appln No. PCT/IB2020/000218 mailed Aug. 11, 2020. [cited by applicant]

Quan R, Zhai Y, Wang M, Hou F, Wang S, Xiang X, Liu T, Zhang S, Dong R. Demonstration of quantum synchronization based on second-order quantum coherence of entangled photons. Scientific reports. Jul. 25, 2016;6:30453. J… [cited by applicant]

Int'l Search Report and Written Opinion Appln No. PCT/IB2020/000376 mailed Sep. 17, 2020. [cited by applicant]

Breitfelder et al. eds., IEEE 100: The Authoritative Dictionary of IEEE Standards Terms 1247, definition 2 of “variable” (7th ed. 2000). (Year: 2000). [cited by applicant]

Int'l Search Report and Written Opinion Appln No. PCT/IB2020/000707 mailed Jan. 12, 2021. [cited by applicant]

National Academies of Sciences, Engineering, and Medicine. “Quantum Computing: Progress and Prospects”. eprint (Dec. 2018) [online]. [retrieved on Jan. 7, 2020]. retrieved from: <https://doi.org/10.17226/25196.> Dec. 4,… [cited by applicant]

IBM Research. “Qiskit Backend Specifications for OpenQASM and OpenPulse Experiments”. eprint arXiv:1809.03452v1 (Sep. 10, 2018) [online]. [retrieved on Jan. 7, 2020]. retrieved from: <https://arxiv.org/pdf/1809.03452.pd… [cited by applicant]

Int'l Search Report and Written Opinion Appln No. PCT/IB2020/000704 mailed Jan. 17, 2021. [cited by applicant]

Wolfowicz, et al. Pulse Techniques for Quantum Information Processing University of Chicago, University College London, eMagRes, 2016, vol. 5: 1515-1528. DOI 10.1002/9780470034590.emrstm1521. [cited by applicant]

Int'l Search Report and Written Opinion Appln No. PCT/IB2020/000555 mailed Dec. 27, 2020. [cited by applicant]

Int'l Search Report and Written Opinion Appln No. PCT/IB2020/000760 mailed Jan. 27, 2021. [cited by applicant]

“Quantum-classical interface based on single flux quantum digital logic”. In: Quantum Science and Technology 3.2 (2018), pp. 1-16. DOI: 10.1088/2058-9565/aaa3a0.(retrieved on Jan. 20, 2021). Retrieved from the Internet:… [cited by applicant]

Roffe, J., Quantum Error Correction: An Introductory Guide, Dept. of Physics & Astronomy, Univ. of Sheffeld, UK, Oct. 10, 2019, pp. 1-29. [cited by applicant]

Int'l Search Report and Written Opinion Appln No. PCT/IB2020/001004 mailed May 13, 2021. [cited by applicant]

Int'l Preliminary Report on Patentability Appln No. PCT/IB2019/001410 mailed Jun. 10, 2021. [cited by applicant]

Int'l Search Report and Written Opinion Appln No. PCT/IB2021/000067 mailed Jun. 21, 2021. [cited by applicant]

Int'l Preliminary Report on Patentability Appln No. PCT/IB2019/001394 mailed Jul. 29, 2021. [cited by applicant]

Int'l Preliminary Report on Patentability Appln No. PCT/IB2020/000218 mailed Sep. 16, 2021. [cited by applicant]

Int'l Preliminary Report on Patentability Appln No. PCT/IB2020/000376 mailed Nov. 12, 2021. [cited by applicant]

Int'l Search Report and Written Opinion Appln No. PCT/IB2021/056254 mailed Dec. 1, 2021. [cited by applicant]

Ribeiro, Diogo C., Pedro M. Cruz, and Nuno Borges Carvalho, “Towards a denser frequency grid in phase measurements using mixer-based receivers.” 2015 85th Microwave Measurement Conference (ARFTG). IEEE, 2015. Dec. 31, 2… [cited by applicant]

Int'l Preliminary Report on Patentability Appln No. PCT/IB2020/000555 mailed Feb. 10, 2022. [cited by applicant]

Int'l Preliminary Report on Patentability Appln No. PCT/IB2020/000707 mailed Mar. 17, 2022. [cited by applicant]

Int'l Preliminary Report on Patentability Appln No. PCT/IB2020/000704 mailed Mar. 17, 2022. [cited by applicant]

Int'l Preliminary Report on Patentability Appln No. PCT/IB2020/000760 mailed Apr. 7, 2022. [cited by applicant]

Int'l Search Report and Written Opinion Appln No. PCT/IB2022/050190 mailed Apr. 11, 2022. [cited by applicant]