IP Library Granted Patent US 12,197,608
Granted Patent B2
US 12,197,608 · App. 17/740,154 · Granted Jan 14, 2025

Inter system policy federation in a data-driven secure and safe computing environment

Inventors: Matjaž Breskvar (Ljubljana, SI); Uroš Čibej (Logatec, SI); Jurij Mihelič (Kamnik, SI)
Assignee: BEYOND SEMICONDUCTOR, D.O.O.
G06F21/6218
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,197,608
App. No.
17/740,154
Granted
Jan 14, 2025
Kind
B2
Abstract

System and methods for the processing of data in a secure and safe manner are disclosed. Embodiments of such system and methods may ensure the operation of cross compartment policies in a manner that is dependent on the inherent properties of the data being operated on as well as the operations that are performed on that data.

Claims (17)

1. A system for data driven secure computing, comprising:

a computing system including:

a processor;

a memory; and

an outer policy enforcer operating according to an outer policy, the outer policy enforcer comprising logic for receiving an input datum associated with a transaction for that input datum between a source compartment and a destination compartment, receiving a first data associated property distinct from the input datum that is synchronized with the input datum and specific to that input datum, and receiving a second data associated property distinct from the input datum that is synchronized with the input datum and specific to that input datum, wherein the first data associated property is associated with a first compartment identifier specifying the source compartment for the input datum associated with the input data and the second data associated property is associated with a second compartment identifier specifying the destination compartment for the input datum associated with the input data, the outer policy enforcer adapted to: determine when an output datum and a first associated output data associated property can be sent to the destination compartment based on the outer policy, and when the output datum and the associated output data associated property can be sent to the destination compartment synchronously outputting the output datum on a output datum line and the associated first output data associated property on an output data associated line, and when the output datum cannot be sent to the destination compartment, outputting an enforcement action.

2. The system of claim 1 , wherein the outer policy enforcer comprises relation logic adapted to receive the first data associated property and the second data associated property, wherein the relation logic is adapted to determine compliance with the outer policy based on the first data associated property and the second data associated property and output a second output data associated property based on the outer policy and the first data associated property or the second data associated property.

3. The system of claim 1 , wherein the second output data associated property signals whether transaction is allowed by the currently set policy.

4. The system of claim 2 , wherein the relation logic is a lookup table.

5. The system of claim 4 , wherein the lookup table is populated based on the outer policy.

6. The system of claim 5 , wherein the lookup table includes a default data associated property and the relation logic is adapted to output the default data associated property if no entry in the lookup table is associated with the first data associated property or the second data associated property.

7. The system of claim 6 , wherein the default data associated property signals a forbidden transaction.

8. The system of claim 2 , wherein the first data associated property or the second data associated property comprise an address associated with the source compartment or the destination compartment.

9. The system of claim 2 , wherein the first data associated property or second data associated property comprises a first data confidentiality level.

10. The system of claim 9 , wherein the first output data associated property comprises a second data confidentiality level associated with the output datum.

11. The system of claim 10 , wherein the outer policy enforcer comprises outer perimeter guard logic adapted to determine the associated first output data associated property based on the second output data associated property from the relation logic.

12. The system of claim 11 , wherein the outer perimeter guard is a switch.

13. The system of claim 2 , wherein the input datum comprises an instruction for a transformation unit coupled to the outer policy enforcer.

Assignments (2)
CORRECTIVE ASSIGNMENT TO CORRECT THE RECEIVING PARTY NAME PREVIOUSLY RECORDED AT REEL: 063656 FRAME: 0795. ASSIGNOR(S) HEREBY CONFIRMS THE ASSIGNMENT. Recorded May 18, 2023
From: BRESKVAR, MATJAZ; CIBEJ, UROS; MIHELIC, JURIJ
To: BEYOND SEMICONDUCTOR, D.O.O.
Reel/Frame 063690/0745 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded May 16, 2023
From: BRESKVAR, MATJAZ; CIBEJ, UROS; MIHELIC, JURIJ
To: BEYON SEMICONDUCTOR, D.O.O.
Reel/Frame 063656/0795 →
Continuity (2)
Provisional Application 63186446 · May 10, 2021
Related Publication 20220391525A1 · Dec 8, 2022
References Cited (63)
US 4573119A · Westheimer et al. · 1986 [cited by applicant]
US 5608861A · Mead et al. · 1997 [cited by applicant]
US 6219706B1 · Fan et al. · 2001 [cited by applicant]
US 6272533B1 · Browne · 2001 [cited by applicant]
US 6986052B1 · Mittal · 2006 [cited by applicant]
US 7203844B1 · Oxford · 2007 [cited by applicant]
US 7386841B2 · Huang et al. · 2008 [cited by applicant]
US 7590644B2 · Matsakis et al. · 2009 [cited by applicant]
US 8332660B2 · Paver et al. · 2012 [cited by applicant]
US 8438392B2 · Oxford · 2013 [cited by applicant]
US 8590011B1 · Legault et al. · 2013 [cited by applicant]
US 8958475B2 · Ravenndan · 2015 [cited by applicant]
US 8972746B2 · Johnson et al. · 2015 [cited by applicant]
US 9575906B2 · Oxford · 2017 [cited by applicant]
US 9705677B2 · Oxford · 2017 [cited by applicant]
US 9710617B2 · Oxford · 2017 [cited by applicant]
US 10037187B2 · Akidau et al. · 2018 [cited by applicant]
US 11165428B1 · Ross et al. · 2021 [cited by applicant]
US 11165753B1 · Kawale · 2021 [cited by examiner]
US 11645425B2 · Breskvar · 2023 [cited by applicant]
US 11755720B2 · Seksenov · 2023 [cited by examiner]
US 12130951B2 · Breskvar · 2024 [cited by applicant]
US 20040181670A1 · Thune et al. · 2004 [cited by applicant]
US 20070108293A1 · Odate et al. · 2007 [cited by applicant]
US 20080077705A1 · Li et al. · 2008 [cited by applicant]
US 20080184016A1 · Erlingsson et al. · 2008 [cited by applicant]
US 20090292930A1 · Marano et al. · 2009 [cited by applicant]
US 20110066602A1 · Studer et al. · 2011 [cited by applicant]
US 20110302397A1 · Mitola, III · 2011 [cited by applicant]
US 20130031374A1 · Thom et al. · 2013 [cited by applicant]
US 20150100542A1 · Li et al. · 2015 [cited by applicant]
US 20150271150A1 · Barnett et al. · 2015 [cited by applicant]
US 20160359673A1 · Gupta et al. · 2016 [cited by applicant]
US 20180314448A1 · Grossman et al. · 2018 [cited by applicant]
US 20190391971A1 · Bernat et al. · 2019 [cited by applicant]
US 20210004493A1 · Breskvar · 2021 [cited by applicant]
US 20210084038A1 · Feasel · 2021 [cited by examiner]
US 20210150020A1 · Lewis · 2021 [cited by examiner]
US 20210240818A1 · Seksenov · 2021 [cited by examiner]
US 20230244818A1 · Breskvar · 2023 [cited by applicant]
EP 3387577 · 2018 [cited by applicant]
Notice of Allowance issued for U.S. Appl. No. 16/919,934, mailed Jan. 11, 2023, 11 pages. [cited by applicant]
Office Action issued for U.S. Appl. No. 18/193,951, mailed Oct. 26, 2023, 13 pages. [cited by applicant]
International Preliminary Report on Patentability (IPRP) issued by the International Bureau of WIPO for PCT Application No. PCT/IB2022/054302, mailed Nov. 23, 2023, 16 pages. [cited by applicant]
International Search Report and Written Opinion issued for PCT Application No. PCT/IB2020/056278, mailed Aug. 27, 2020, 11 pages. [cited by applicant]
International Preliminary Report on Patentability (IPRP) issued for PCT Application No. PCT/IB2020/056278, mailed Jan. 13, 2022, 7 pages. [cited by applicant]
Office Action issued for U.S. Appl. No. 16/919,934, mailed Dec. 15, 2021, 14 pages. [cited by applicant]
Feustel, Edward A., “On the Advantages of Tagged Architecture,” IEEE Transactions on Computers, vol. C-22, No. 7, Jul. 1978, 14 pages. [cited by applicant]
Zhao, Yongwang, “A Survey on Formal Specification and Verification of Separation Kernels,” National Key Laboratory of Software Development Environment (NLSDE), Jul. 12, 2016, 32 pages. [cited by applicant]
Greve, et al., “A Separation Kernel Formal Security Policy,” ACL2 Workshop 2003, 12 pages. [cited by applicant]
Hardin, David S., “Design and Verification of Microprocessor Systems for High-Assurance Applications,” 2010, 444 pages. [cited by applicant]
Brygier, et al., “Safe and Secure Virtualization in a Separation Microkernel,” SYSGO White Paper, 2013, 4 pages. [cited by applicant]
Bobaru, et al., “NASA Formal Methods,” Third International Symposium, NFM 2011, 546 pages. [cited by applicant]
Murray, et al., “seL4: from General Purpose to a Proof of Information Flow Enforcement,” 2013 IEEE Symposium on Security and Privacy, pp. 415-429. [cited by applicant]
Alves-Foss, et al., An Analysis of the GWV Security Policy, Center for Secure and Dependable Systems, University of Idaho, 2003, 12 pages. [cited by applicant]
Klein et al., “seL4L: Formal Verification of an OS Kernel,” 2010 ACM, Inc., 18 pages. [cited by applicant]
Vachharajani, et al., “RIFLE” An Architectural Framework for User-Centric Information-Flow Security, Proceedings of the 37th International Symposium on Microarchitecture (MICRO-37'04), 12pages. [cited by applicant]
Qin et al., “LIFT: A Low-Overhead Practical Information Flow Tracking System for Detecting Security Attacks,” 2006 39th Annual IEEE/ACM International Symposium on Microarchitecture (MICRO'06), 2006, 12 pages. [cited by applicant]
Dhawan et al., “Architectural Support for Software-Defined Metadata Processing,” ASPLOS 2015, Mar. 14-18, 2015, Istanbul, Turkey, pp. 487-502. [cited by applicant]
Office Action issued for U.S. Appl. No. 16/919,934, mailed Sep. 9, 2022, 11 pages. [cited by applicant]
International Search Report and Written Opinion issued for PCT Application No. PCT/IB2022/054302, mailed Oct. 28, 2022, 22 pages. [cited by applicant]
Sullivan et al., “The Dover Inherently Secure Processor,” IEEE, 2017, 5 pages. [cited by applicant]
Notice of Allowance issued by the U.S. Patent and Trademark Office (USPTO) for U.S. Appl. No. 18/193,951, mailed Jun. 6, 2024, 12 pages. [cited by applicant]