IP Library Granted Patent US 12,463,593
Granted Patent B2
US 12,463,593 · App. 17/744,963 · Granted Nov 4, 2025

Power detector device and method of calibrating detection power range

Inventors: Chien-I Chou (Hsinchu, TW); Ling Lee (Hsinchu, TW)
Assignee: REALTEK SEMICONDUCTOR CORPORATION
H03F1/0222H03F1/0238H03F1/0266
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,463,593
App. No.
17/744,963
Granted
Nov 4, 2025
Kind
B2
Abstract

A power detector device includes a power detector circuit, a filter circuit, and a calibration circuitry. The power detector circuit is configured to detect a first signal to generate a second signal. The filter circuit is configured to filter the second signal to generate a third signal. The calibration circuitry is configured to determine first signal strength information in response to the third signal, adjust a gain of the power detector circuit to obtain second signal strength information, and combine the first signal strength information and the second signal strength information, in order to calibrate a detection power range of the power detector circuit to be linear.

Claims (42)

1 . A power detector device, comprising:

a power detector circuit configured to detect a first signal to generate a second signal;

a filter circuit configured to filter the second signal to generate a third signal; and

a calibration circuitry configured to determine first signal strength information in response to the third signal, adjust a gain of the power detector circuit to obtain second signal strength information, and combine the first signal strength information and the second signal strength information, in order to calibrate a detection power range of the power detector circuit to be linear,

wherein the calibration circuitry is a circuit portion in a receiver circuit, and the calibration circuitry comprises:

a multiplexer circuit configured to selectively output the third signal or a fourth signal from the receiver circuit to be a fifth signal;

an analog to digital converter circuit configured to convert the fifth signal into a digital signal; and

a baseband circuit configured to analyze the digital signal to obtain the first signal strength information and the second signal strength information, and combine the first signal strength information and the second signal strength information to calibrate the detection power range.

2 . The power detector device of claim 1 , wherein the calibration circuitry is configured to obtain a first power value according to the third signal, and obtain the first signal strength information according to the first power value, a predetermined slope value, and a first offset value.

3 . The power detector device of claim 2 , wherein the calibration circuitry is configured to obtain a second power value, which is higher than the first power value, according to the third signal, determine a slope offset value according to the first power value, a first transmitter signal strength indicator corresponding to the first power value, the second power value, and a second transmitter signal strength indicator corresponding to the second power value, calibrate the predetermined slope value according to the slope offset value to generate a calibrated slope value, and utilize the calibrated slope value to calibrate the first signal strength information.

4 . The power detector device of claim 2 , wherein the first signal strength information is a sum of a first value and the first offset value, and the first value is a product of the predetermined slope value and a difference between the first power value and an initial power value.

5 . The power detector device of claim 4 , wherein the initial power value is zero or initial power of a transmitter circuit.

6 . The power detector device of claim 2 , wherein the calibration circuitry is further configured to utilize a second offset value to shift the first signal strength information.

7 . The power detector device of claim 6 , wherein the calibration circuitry is configured to obtain a second power value according to the third signal after the gain is adjusted, and obtain the second offset value according to the first power value, a first transmitter signal strength indicator corresponding to the first power value, the second power value, and a second transmitter signal strength indicator corresponding to the second power value.

8 . The power detector device of claim 7 , wherein the calibration circuitry is configured to subtract a second value from a difference between the first transmitter signal strength indicator and the second transmitter signal strength indicator to obtain the second offset value, and the second value is a product of the predetermined slope value and a difference between the first power value and the second power value.

9 . The power detector device of claim 3 , wherein the slope offset value is a ratio of a first difference and a second difference, the first difference is a difference between the second power value and the first power value, and the second difference is a difference between the second transmitter signal strength indicator and the first transmitter signal strength indicator.

10 . A method of calibrating detection power range, comprising:

detecting, by a power detector circuit, a first signal to generate a second signal;

filtering the second signal to generate a third signal;

determining first signal strength information in response to the third signal; and

adjusting a gain of the power detector circuit to obtain second signal strength information, and combining the first signal strength information and the second signal strength information to calibrate a detection power range of the power detector circuit to be linear,

wherein combining the first signal strength information and the second signal strength information to calibrate the detection power range of the power detector circuit to be linear comprises:

selectively outputting the third signal or a fourth signal from a receiver circuit to be a fifth signal;

converting the fifth signal into a digital signal; and

analyzing the digital signal to obtain the first signal strength information and the second signal strength information, and combining the first signal strength information and the second signal strength information to calibrate the detection power range.

11 . The method of calibrating detection power range of claim 10 , wherein determining the first signal strength information in response to the third signal comprises:

obtaining a first power value according to the third signal; and

obtaining the first signal strength information according to the first power value, a predetermined slope value, and a first offset value.

12 . The method of calibrating detection power range of claim 11 , further comprising:

obtaining a second power value higher than the first power value according to the third signal;

determining a slope offset value according to the first power value, a first transmitter signal strength indicator corresponding to the first power value, the second power value, and a second transmitter signal strength indicator corresponding to the second power value; and

calibrating the predetermined slope value according to the slope offset value to generate a calibrated slope value, and utilizing the calibrated slope value to calibrate the first signal strength information.

13 . The method of calibrating detection power range of claim 12 , wherein the slope offset value is a ratio of a first difference and a second difference, the first difference is a difference between the second power value and the first power value, and the second difference is a difference between the second transmitter signal strength indicator and the first transmitter signal strength indicator.

14 . The method of calibrating detection power range of claim 11 , wherein the first signal strength information is a sum of a first value and the first offset value, and the first value is a product of the predetermined slope value and a difference between the first power value and an initial power value.

15 . The method of calibrating detection power range of claim 14 , wherein the initial power value is zero or initial power of a transmitter circuit.

16 . The method of calibrating detection power range of claim 11 , further comprising:

utilizing a second offset value to shift the first signal strength information.

17 . The method of calibrating detection power range of claim 16 , further comprising:

obtaining a second power value according to the third signal after the gain is adjusted; and

obtaining the second offset value according to the first power value, a first transmitter signal strength indicator corresponding to the first power value, the second power value, and a second transmitter signal strength indicator corresponding to the second power value.

18 . The method of calibrating detection power range of claim 17 , wherein obtaining the second offset value according to the first power value, the first transmitter signal strength indicator corresponding to the first power value, the second power value, and the second transmitter signal strength indicator corresponding to the second power value comprises:

subtracting a second value from a difference between the first transmitter signal strength indicator and the second transmitter signal strength indicator to obtain the second offset value, wherein the second value is a product of the predetermined slope value and a difference between the first power value and the second power value.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded May 16, 2022
From: CHOU, CHIEN-I; LEE, LING
To: REALTEK SEMICONDUCTOR CORPORATION
Reel/Frame 059916/0503 →
Priority Claims (1)
TW 110120826 · Jun 8, 2021 · national
Continuity (1)
Related Publication 20220393647A1 · Dec 8, 2022
References Cited (9)
US 9019011B2 · Hietala · 2015 [cited by applicant]
US 9793871B1 · Kim · 2017 [cited by examiner]
US 20020175751A1 · McMorrow · 2002 [cited by examiner]
US 20100112967A1 · Sorensen · 2010 [cited by examiner]
US 20120306572A1 · Hietala · 2012 [cited by examiner]
US 20200076515A1 · Jain · 2020 [cited by examiner]
OA letter of a counterpart TW application (appl. No. 110120826) mailed on Nov. 22, 2021. Summary of the OA letter: 1. Claims 1 and 10 are rejected as allegedly being unclear.2. Claims 1 and 10 are rejected as allegedly … [cited by applicant]
Y.-H. Chung et al., “A dual-band 802.11abgn/ac transceiver with integrated PA and T/R switch in a digital noise controlled SoC,” 2015 IEEE Custom Integrated Circuits Conference (CICC), 2015, pp. 1-8, doi: 10.1109/CICC.2… [cited by applicant]
B. Francois and p. Reynaert, “3.3 A transformer-coupled true-RMS power detector in 40nm CMOS,” 2014 IEEE International Solid-State Circuits Conference Digest of Technical Papers (ISSCC), 2014, pp. 62-63, doi: 10.1109/IS… [cited by applicant]