IP Library Granted Patent US 12,414,441
Granted Patent B2
US 12,414,441 · App. 17/788,555 · Granted Sep 9, 2025

Display panel and display device

Inventors: Yao Huang (Beijing, CN); Binyan Wang (Beijing, CN); Yudiao Cheng (Beijing, CN)
Assignees: CHENGDU BOE OPTOELECTRONICS TECHNOLOGY CO., LTD.; BOE TECHNOLOGY GROUP CO., LTD.
H10K59/1216H10K59/1315H10K59/131
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,414,441
App. No.
17/788,555
Granted
Sep 9, 2025
Kind
B2
Abstract

A display panel and a display device are provided. The display panel includes: a base substrate having a display region and a peripheral region, the peripheral region being located on at least one side of the display region; a pixel unit located on the base substrate and including a pixel circuit and a light-emitting element, the pixel circuit being configured to drive the light-emitting element, the pixel circuit including a driving transistor and a data writing transistor, and the driving transistor being connected to the data writing transistor; a data line connected to the data writing transistor and configured to provide a data signal to the pixel circuit; and a compensation structure connected to the data line and located in the peripheral region, the compensation structure including at least one of a resistance compensation unit or a capacitance compensation unit.

Claims (38)

1. A display panel, comprising:

a base substrate, having a display region and a peripheral region, wherein the peripheral region is located on at least one side of the display region;

a pixel unit, located on the base substrate, and comprising a pixel circuit and a light-emitting element, wherein the pixel circuit is configured to drive the light-emitting element, the pixel circuit comprises a driving transistor and a data writing transistor, and the driving transistor is connected to the data writing transistor;

a data line, connected to the data writing transistor, and configured to provide a data signal to the pixel circuit; and

a compensation structure, connected to the data line, and located in the peripheral region, wherein the compensation structure comprises at least one of a resistance compensation unit or a capacitance compensation unit,

wherein the compensation structure comprises a capacitance compensation unit, the capacitance compensation unit comprises a first compensation portion, a first electrode-plate, a second compensation portion, and a second electrode-plate, the first compensation portion is connected to the data line, the first compensation portion overlaps with the first electrode-plate to form a first compensation capacitor, and the second compensation portion overlaps with the first electrode-plate to form a second compensation capacitor, the second compensation portion overlaps with the second electrode-plate to form a third compensation capacitor, and the first compensation capacitor, the second compensation capacitor, and the third compensation capacitor are connected in parallel.

2. The display panel according to claim 1 , wherein the capacitance compensation unit comprises a plurality of compensation capacitors, and the plurality of compensation capacitors are connected in parallel.

3. The display panel according to claim 1 , wherein the compensation structure comprises a resistance compensation unit, the resistance compensation unit comprises the first compensation portion connected to the data line and the second compensation portion connected to the first compensation portion, the first compensation portion and the second compensation portion are located in different layers, and an orthographic projection of the first compensation portion on the base substrate at least partially overlaps with an orthographic projection of the second compensation portion on the base substrate.

4. The display panel according to claim 1 , wherein the first compensation portion is located in a first conductive layer, the first electrode-plate is located in a second conductive layer, the second compensation portion is located in a third conductive layer, and the second electrode-plate is located in a fourth conductive layer,

the first conductive layer is located on a first insulating layer, a second insulating layer is disposed between the first conductive layer and the second conductive layer, a third insulating layer is disposed between the second conductive layer and the third conductive layer, and a planarization layer is disposed between the third conductive layer and the fourth conductive layer.

5. The display panel according to claim 1 , wherein the first compensation portion and the second compensation portion form the resistance compensation unit.

6. The display panel according to claim 1 , wherein an orthographic projection of the first compensation portion on the base substrate at least partially overlaps with an orthographic projection of the second compensation portion on the base substrate.

7. The display panel according to claim 1 , wherein a width of the first compensation portion in a first direction is same as a width of the second compensation portion in the first direction,

the first direction intersects with an extending direction of the first compensation portion and intersects with an extending direction of the second compensation portion,

the first compensation portion and the second compensation portion are connected through a via hole.

8. The display panel according to claim 1 , further comprising a first connection structure, wherein the data line is connected to the first compensation portion through the first connection structure.

9. The display panel according to claim 4 , wherein the third conductive layer further comprises a signal line, the signal line extends in a first direction, and an orthographic projection of the signal line on the base substrate overlaps with an orthographic projection of the first compensation portion on the base substrate.

10. The display panel according to claim 1 , wherein the first electrode-plate and the second electrode-plate are both connected to a constant voltage terminal, and the constant voltage terminal includes at least one of a first power terminal and a second power terminal.

11. The display panel according to claim 1 , further comprising a second connection structure, wherein the data line is connected to a plurality of capacitance compensation units through the second connection structure, and capacitors of the plurality of capacitance compensation units connected to the data line are connected in parallel.

12. The display panel according to claim 1 , wherein first electrode-plates of different capacitance compensation units are of an integrated structure, or second electrode-plates of different capacitance compensation units are of an integrated structure.

13. The display panel according to claim 12 , wherein a plurality of capacitance compensation units are arranged in a first direction; at one side of a center line of the display panel, a size of the first electrode-plate in a second direction gradually changes, and a size of the second electrode-plate in the second direction gradually changes; the first direction intersects with the second direction, and the center line is parallel with the second direction.

14. A display panel, comprising:

a base substrate, having a display region and a peripheral region, wherein the peripheral region is located on at least one side of the display region;

a pixel unit, located on the base substrate, and comprising a pixel circuit and a light-emitting element, wherein the pixel circuit is configured to drive the light-emitting element, the pixel circuit comprises a driving transistor and a data writing transistor, and the driving transistor is connected to the data writing transistor;

a data line, connected to the data writing transistor, and configured to provide a data signal to the pixel circuit; and

a compensation structure, connected to the data line, and located in the peripheral region, wherein the compensation structure comprises at least one of a resistance compensation unit or a capacitance compensation unit,

wherein the data line comprises a first-type data line and a second-type data line, the compensation structure comprises a first compensation structure and a second compensation structure, and a compensation amount of the first compensation structure connected to the first-type data line is greater than a compensation amount of the second compensation structure connected to the second-type data line.

15. The display panel according to claim 14 , wherein a plurality of first-type data lines and a plurality of first compensation structures are provided, the plurality of first compensation structures are arranged in sequence, and among the plurality of first compensation structures, the closer the first compensation structure is to an edge of the display panel, the smaller the compensation amount of the first compensation structure is.

16. The display panel according to claim 14 , wherein a plurality of second-type data lines and a plurality of second compensation structures are provided, each of the plurality of second-type data lines comprises a first portion, a second portion, and a third portion, the first portion and the second portion are connected through the third portion, an extending direction of the third portion is different from an extending direction of the first portion, and the extending direction of the third portion is different from an extending direction of the second portion, the third portion is located in the display region, and a compensation amount of the second compensation structure is inversely proportional to a length of the third portion.

17. The display panel according to claim 1 , wherein the display region comprises a first display region and a second display region, the first display region is located on at least one side of the second display region, and the data line is not located in the second display region, wherein

the pixel unit comprises a first pixel unit and a second pixel unit,

the pixel circuit and the light-emitting element of the first pixel unit are both located in the first display region,

the pixel circuit of the second pixel unit is located in the first display region, the light-emitting element of the second pixel unit is located in the second display region,

the pixel circuit of the second pixel unit is connected to the light-emitting element of the second pixel unit through a conductive line, and

an orthographic projection of the conductive line on the base substrate partially overlaps with an orthographic projection of the pixel circuit of the first pixel unit on the base substrate.

18. A display device, comprising the display panel according to claim 7 .

19. The display device according to claim 18 , further comprising a photosensitive sensor, wherein the photosensitive sensor is located on one side of the display panel.

20. The display panel according to claim 1 , wherein first electrode-plates of different capacitance compensation units are of an integrated structure, second electrode-plates of different capacitance compensation units are of an integrated structure, a size of the integrated structure of the first electrode-plates of different capacitance compensation units in a second direction gradually changes in a stepwise manner, and a size of the integrated structure of the second electrode-plates of different capacitance compensation units in the second direction gradually changes in a stepwise manner.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jun 23, 2022
From: HUANG, YAO; WANG, BINYAN; CHENG, YUDIAO
To: CHENGDU BOE OPTOELECTRONICS TECHNOLOGY CO., LTD.; BOE TECHNOLOGY GROUP CO., LTD.
Reel/Frame 060293/0757 →
Continuity (1)
Related Publication 20240172509A1 · May 23, 2024
References Cited (18)
US 10854124B2 · Yang et al. · 2020 [cited by applicant]
US 10997888B2 · Yang et al. · 2021 [cited by applicant]
US 20110241014A1 · Yoon · 2011 [cited by examiner]
US 20170053975A1 · Cho · 2017 [cited by examiner]
US 20180357960A1 · Yang et al. · 2018 [cited by applicant]
US 20210266483A1 · Cheng · 2021 [cited by examiner]
CN 107610636A · 2018 [cited by applicant]
CN 107611142A · 2018 [cited by applicant]
CN 107670636 · 2018 [cited by examiner]
CN 108010942A · 2018 [cited by applicant]
CN 108646486A · 2018 [cited by applicant]
CN 109698226A · 2019 [cited by applicant]
CN 109904214A · 2019 [cited by applicant]
CN 110060575A · 2019 [cited by applicant]
CN 112310163A · 2021 [cited by applicant]
KR 1020090005651A · 2009 [cited by applicant]
Chinese Office Action cited in corresponding Chinese Application No. 202180001042.5, dated Aug. 10, 2024 with English translation, 10 pages. [cited by applicant]
International Search Report cited in PCT/CN2021/091465 dated Dec. 10, 2021 with English translation, 4 pages. [cited by applicant]