IP Library Granted Patent US 12,490,600
Granted Patent B2
US 12,490,600 · App. 17/796,706 · Granted Dec 2, 2025

Display panel, and method for manufacturing same and display device

Inventors: Tinghua Shang (Beijing, CN); Yi Zhang (Beijing, CN)
Assignees: Chengdu BOE Optoelectronics Technology Co., Ltd.; Beijing BOE Technology Development Co., Ltd.
H10K59/124H10D86/451H10K59/1201H10K59/1213H10K59/131
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,490,600
App. No.
17/796,706
Granted
Dec 2, 2025
Kind
B2
Abstract

Provided is a display panel. The display panel comprises a base substrate; a gate metal layer and a source/drain metal layer sequentially laminated on a side of the base substrate; and an inorganic insulating layer and an organic planarization layer sequentially laminated between the gate metal layer and the source/drain metal layer; wherein an orthographic projection of the gate metal layer on the base substrate and an orthographic projection of the source/drain metal layer on the base substrate have an overlapped portion, and an orthographic projection of the organic planarization layer on the substrate overlaps the overlapped portion.

Claims (53)

1 . A display panel, comprising:

a base substrate;

a gate metal layer and a source/drain metal layer sequentially laminated on a side of the base substrate along a direction away from the base substrate; and

an inorganic insulating layer and an organic planarization layer sequentially laminated between the gate metal layer and the source/drain metal layer along the direction away from the base substrate;

wherein an orthographic projection of the gate metal layer on the base substrate and an orthographic projection of the source/drain metal layer on the base substrate have an overlapped portion, and an orthographic projection of the organic planarization layer on the substrate overlaps the overlapped portion; and

the base substrate is provided with a display region and a non-display region surrounding the display region; wherein the organic planarization layer is disposed in the display region and is not disposed in the non-display region; and each of the source/drain metal layer, the gate metal layer and the inorganic insulating layer is disposed in both the display region and the non-display region.

2 . The display panel according to claim 1 , wherein the orthographic projection of the organic planarization layer on the base substrate covers the overlapped portion.

3 . The display panel according to claim 1 , wherein a dielectric constant of a material of the organic planarization layer is greater than or equal to 3 and less than or equal to 4.

4 . The display panel according to claim 1 , wherein

the gate metal layer comprises: a first gate metal layer and a second gate metal layer sequentially laminated along a direction away from the base substrate; and

the inorganic insulating layer comprises:

a first gate insulating layer disposed between the first gate metal layer and the second gate metal layer; and

an interlayer dielectric (ILD) layer disposed between the second gate metal layer and the source/drain metal layer.

5 . The display panel according to claim 1 , further comprising:

an inorganic layer substrate, an active layer and a second gate insulating layer disposed between the gate metal layer and the base substrate and sequentially laminated along a direction away from the base substrate; and

a target planarization layer, a pixel electrode and a pixel definition layer sequentially laminated on a side of the source/drain metal layer away from the base substrate;

wherein the source/drain metal layer is connected to the active layer through a via hole penetrating the organic planarization layer, the inorganic insulating layer and the second gate insulating layer.

6 . The display panel according to claim 5 , wherein the via hole comprises: a first via hole penetrating the organic planarization layer, and a second via hole penetrating the inorganic insulating layer and the second gate insulating layer, wherein

an orthographic projection of an opening, close to the base substrate, of the first via hole on the base substrate coincides with an orthographic projection of an opening, away from the base substrate, of the second via hole on the base substrate.

7 . The display panel according to claim 6 , wherein

the base substrate is provided with a display region and a non-display region surrounding the display region; wherein the organic planarization layer is disposed in the display region; and each of the source/drain metal layer, the gate metal layer and the inorganic insulating layer is disposed in the display region and the non-display region;

the orthographic projection of the organic planarization layer on the base substrate covers the overlapped portion;

a dielectric constant of a material of the organic planarization layer is greater than or equal to 3 and less than or equal to 4; and

the gate metal layer comprises: a first gate metal layer and a second gate metal layer sequentially laminated along a direction away from the base substrate; and the inorganic insulating layer comprises: a first gate insulating layer disposed between the first gate metal layer and the second gate metal layer, and an interlayer dielectric (ILD) layer disposed between the second gate metal layer and the source/drain metal layer.

8 . A method for manufacturing a display panel, comprising:

providing a base substrate;

forming a gate metal layer on a side of the base substrate;

forming a source/drain metal layer on a side of the gate metal layer away from the base substrate; and

forming an inorganic insulating layer and an organic planarization layer sequentially laminated between the gate metal layer and the source/drain metal layer along a direction away from the base substrate;

wherein an orthographic projection of the gate metal layer on the base substrate and an orthographic projection of the source/drain metal layer on the base substrate have an overlapped portion, and an orthographic projection of the organic planarization layer on the substrate overlaps the overlapped portion; and

the base substrate is provided with a display region and a non-display region surrounding the display region; wherein the organic planarization layer is disposed in the display region and is not disposed in the non-display region; and each of the source/drain metal layer, the gate metal layer and the inorganic insulating layer is disposed in both the display region and the non-display region.

9 . The method according to claim 8 , wherein forming the inorganic insulating layer and the organic planarization layer sequentially laminated between the gate metal layer and the source/drain metal layer along the direction away from the base substrate comprises:

forming an inorganic material layer on the side of the gate metal layer away from the base substrate;

forming the organic planarization layer with a first via hole on a side of the inorganic material layer away from the gate metal layer; and

etching the inorganic material layer by using the organic planarization layer as a protective layer to form the inorganic insulating layer with a second via hole;

wherein an orthographic projection of the first via hole on the base substrate overlaps an orthographic projection of the second via hole on the base substrate.

10 . The method according to claim 8 , wherein forming the inorganic insulating layer and the organic planarization layer sequentially laminated between the gate metal layer and the source/drain metal layer along the direction away from the base substrate comprises:

forming an inorganic material layer on the side of the gate metal layer away from the base substrate;

forming a photoresist pattern on a side of the inorganic material layer away from the gate metal layer;

etching the inorganic material layer by using the photoresist pattern as a protective layer to form the inorganic insulating layer with a second via hole;

stripping off the photoresist pattern; and

forming the organic planarization layer with a first via hole on a side of the inorganic insulating layer away from the gate metal layer;

wherein an orthographic projection of the first via hole on the base substrate overlaps an orthographic projection of the second via hole on the base substrate.

11 . A display device, comprising: a driver IC, and a display panel; wherein

the display panel comprises:

a base substrate;

a gate metal layer and a source/drain metal layer sequentially laminated on a side of the base substrate along a direction away from the base substrate; and

an inorganic insulating layer and an organic planarization layer sequentially laminated between the gate metal layer and the source/drain metal layer along the direction away from the base substrate; wherein

an orthographic projection of the gate metal layer on the base substrate and an orthographic projection of the source/drain metal layer on the base substrate have an overlapped portion, and an orthographic projection of the organic planarization layer on the substrate overlaps the overlapped portion; and

the base substrate is provided with a display region and a non-display region surrounding the display region; wherein the organic planarization layer is disposed in the display region and is not disposed in the non-display region; and each of the source/drain metal layer, the gate metal layer and the inorganic insulating layer is disposed in both the display region and the non-display region;

wherein the driver IC is connected to the display panel and configured to drive the display panel to display.

12 . The display device according to claim 11 , wherein the orthographic projection of the organic planarization layer on the base substrate covers the overlapped portion.

13 . The display device according to claim 11 , wherein a dielectric constant of a material of the organic planarization layer is greater than or equal to 3 and less than or equal to 4.

Assignments (2)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Sep 11, 2025
From: BOE TECHNOLOGY GROUP CO., LTD.
To: BEIJING BOE TECHNOLOGY DEVELOPMENT CO., LTD.
Reel/Frame 072855/0052 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Aug 1, 2022
From: SHANG, TINGHUA; ZHANG, YI
To: CHENGDU BOE OPTOELECTRONICS TECHNOLOGY CO., LTD.; BOE TECHNOLOGY GROUP CO., LTD.
Reel/Frame 060682/0330 →
Priority Claims (1)
CN 202110116496.9 · Jan 28, 2021 · national
Continuity (1)
Related Publication 20240224620A1 · Jul 4, 2024
References Cited (14)
US 20090078939A1 · Yamazaki et al. · 2009 [cited by applicant]
US 20140340625A1 · Hsu · 2014 [cited by examiner]
US 20170025637A1 · Kim · 2017 [cited by examiner]
US 20190189721A1 · Kim · 2019 [cited by examiner]
US 20190333461A1 · Kikuchi · 2019 [cited by examiner]
US 20210226137A1 · Zhao · 2021 [cited by examiner]
US 20220157923A1 · Zhao · 2022 [cited by applicant]
CN 104600030A · 2015 [cited by examiner]
CN 104966721A · 2015 [cited by examiner]
CN 111415969A · 2020 [cited by examiner]
CN 112951846A · 2021 [cited by applicant]
JP 2006310509A · 2006 [cited by applicant]
CN202110116496.9 first office action. [cited by applicant]
CN202110116496.9 second office action. [cited by applicant]