IP Library Granted Patent US 12,334,801
Granted Patent B2
US 12,334,801 · App. 17/820,978 · Granted Jun 17, 2025

Supply generator / supply modulator with switched-capacitor drive supply

Inventors: John R. Hoversten (Arlington, MA); David J. Perreault (Cambridge, MA); Yevgeniy A. Tkachenko (Belmont, MA); Aaron Cook (Deerfield, NH); Kapil Kesarwani (Bedford, NH)
Assignee: Murata Manufacturing Co., Ltd.
H02M1/0006H02M1/0095H02M3/07H02M3/158
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,334,801
App. No.
17/820,978
Granted
Jun 17, 2025
Kind
B2
Abstract

A circuit configured to receive a first and second voltages and generate an output voltage, the circuit comprising: a first capacitor configured to charge to a voltage equal a difference between the first voltage and the output voltage; a second capacitor configured to charge to a voltage equal to a difference between the first voltage and the second voltage; and a plurality of conductive paths coupled to the first and second capacitors. In a first state, the conductive paths are configured to cause the second capacitor to charge to the voltage equal to the difference between the first voltage and the second voltage. In a second state, the conductive paths are configured to cause the second capacitor to be connected in parallel with the first capacitor to cause the first capacitor to charge to the voltage equal to the difference between the first voltage and the output voltage.

Claims (41)

1. A circuit configured to receive a first voltage generated by a supply generator and a second voltage generated by the supply generator and generate an output voltage that is greater than both the first voltage and the second voltage, the circuit comprising:

a first capacitor configured to charge to a voltage equal to a difference between the first voltage and the output voltage;

a second capacitor configured to charge to a voltage equal to a difference between the first voltage and the second voltage; and

a plurality of conductive paths coupled to the first capacitor and the second capacitor and having two states, wherein in a first state, the plurality of conductive paths are configured to cause the second capacitor to charge to the voltage equal to the difference between the first voltage and the second voltage, and wherein in a second state, the plurality of conductive paths are configured to cause the second capacitor to be connected in parallel with the first capacitor to cause the first capacitor to charge to the voltage equal to the difference between the first voltage and the output voltage,

wherein the output voltage is provided to driver circuitry configured to power a gate of a transistor, wherein the first voltage and the second voltage are each too small to power the gate of the transistor.

2. The circuit of claim 1 , wherein the output voltage is equal to the first voltage added to a difference between the first voltage and the second voltage.

3. The circuit of claim 1 , wherein the output voltage is filtered, regulated, or both to produce a filtered and/or regulated output voltage, wherein the filtered and/or regulated output voltage is applied to the driver circuitry configured to power the gate of the transistor.

4. A system comprising:

the circuit of claim 1 ;

the supply generator of claim 1 ; and

a supply modulator configured to receive the first voltage and the second voltage and provide a modulator voltage.

5. The system of claim 4 , wherein the supply modulator includes the transistor of claim 1 that has the gate that is powered by the output voltage.

6. The system of claim 4 , further comprising filter circuitry that is configured to receive and filter the modulator voltage to provide a filtered modulator voltage.

7. The system of claim 6 , wherein the modulator voltage or the filtered modulator voltage is used to power an amplifier of the system.

8. The system of claim 6 , wherein the filter circuitry includes the transistor of claim 1 that has the gate that is powered by the output voltage.

9. The circuit of claim 1 wherein the transistor comprises an NMOS transistor.

10. A system comprising:

the transistor of claim 1 ;

the driver circuitry of claim 1 configured to power the gate of the transistor; and

the circuit of claim 1 coupled to apply its output voltage to the driver circuitry.

11. A circuit configured to receive a first voltage generated by a supply generator and a second voltage generated by the supply generator and generate an output voltage that is larger than the first voltage and the second voltage, the circuit comprising:

a first capacitor that is configured to charge to a voltage equal to a difference between the first voltage and the output voltage; and

a second capacitor configured to charge to a voltage equal to a difference between the first voltage and the second voltage,

wherein when the first capacitor and the second capacitor are connected in parallel, the first capacitor charges to the voltage equal to the difference between the first voltage and the output voltage,

wherein the output voltage is provided to driver circuitry configured to power a gate of a transistor, wherein the first voltage and the second voltage are each too small to power the gate of the transistor.

12. The circuit of claim 11 , wherein once the second capacitor is charged, the second capacitor being connected in parallel with the first capacitor causes the first capacitor to charge to a voltage equal to the difference between the first voltage and the second voltage.

13. The circuit of claim 11 , further comprising a switch network configured to connect the first capacitor and the second capacitor to the circuit in different configurations.

14. The circuit of claim 11 , wherein the output voltage is equal to the first voltage added to the difference between the first voltage and the second voltage.

15. The circuit of claim 11 , wherein the output voltage is filtered, regulated, or both to produce a filtered and/or regulated output voltage, wherein the filtered and/or regulated output voltage is applied to the driver circuitry configured to power the gate of the transistor.

16. The circuit of claim 11 wherein the transistor comprises an NMOS transistor.

17. A system comprising:

the transistor of claim 11 ;

the driver circuitry of claim 11 configured to power the gate of the transistor; and

the circuit of claim 11 coupled to apply its output voltage to the driver circuitry.

18. A circuit configured to receive at least a first voltage generated by a supply generator and a second voltage generated by the supply generator and generate an output voltage, the circuit comprising:

a switch network that includes a first pair of switches and a second pair of switches;

a first capacitor configured to receive the first voltage and coupled to the switch network; and

a second capacitor coupled to the switch network,

wherein when the first pair of switches are open and the second pair of switches are closed, the second capacitor is configured to charge to a voltage equal to a difference between the first voltage and the second voltage, and wherein when the first pair of switches are closed and the second pair of switches are open, the second capacitor is connected in parallel with the first capacitor to generate the output voltage, and

wherein the output voltage is greater than both the first voltage and the second voltage,

wherein the output voltage is provided to driver circuitry configured to power a gate of a transistor, wherein the first voltage and the second voltage are each too small to power the gate of the transistor.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Mar 8, 2023
From: HOVERSTEN, JOHN R.; PERREAULT, DAVID J.; TKACHENKO, YEVGENIY A; COOK, AARON; KESARWANI, KAPIL
To: MURATA MANUFACTURING CO., LTD.
Reel/Frame 062920/0939 →
Continuity (2)
Provisional Application 63235389 · Aug 20, 2021
Related Publication 20230057037A1 · Feb 23, 2023
References Cited (61)
US 7746041B2 · Xu et al. · 2010 [cited by applicant]
US 7777459B2 · Williams · 2010 [cited by applicant]
US 7782027B2 · Williams · 2010 [cited by applicant]
US 7786712B2 · Williams · 2010 [cited by applicant]
US 7812579B2 · Williams · 2010 [cited by applicant]
US 7977927B2 · Williams · 2011 [cited by applicant]
US 8212541B2 · Perreault et al. · 2012 [cited by applicant]
US 8824978B2 · Briffa et al. · 2014 [cited by applicant]
US 8829993B2 · Briffa et al. · 2014 [cited by applicant]
US 8830709B2 · Perreault et al. · 2014 [cited by applicant]
US 8830710B2 · Perreault et al. · 2014 [cited by applicant]
US 8860396B2 · Giuliano · 2014 [cited by applicant]
US 8957727B2 · Dawson et al. · 2015 [cited by applicant]
US 9020453B2 · Briffa et al. · 2015 [cited by applicant]
US 9160287B2 · Briffa et al. · 2015 [cited by applicant]
US 9166536B2 · Briffa et al. · 2015 [cited by applicant]
US 9172336B2 · Briffa et al. · 2015 [cited by applicant]
US 9209758B2 · Briffa et al. · 2015 [cited by applicant]
US 9490752B2 · Briffa et al. · 2016 [cited by applicant]
US 9531291B2 · Perreault · 2016 [cited by applicant]
US 9537456B2 · Briffa et al. · 2017 [cited by applicant]
US 9755672B2 · Perreault et al. · 2017 [cited by applicant]
US 9768731B2 · Perreault et al. · 2017 [cited by applicant]
US 9768732B2 · Briffa et al. · 2017 [cited by applicant]
US 9917517B1 · Jiang et al. · 2018 [cited by applicant]
US 9979421B2 · Astrom et al. · 2018 [cited by applicant]
US 10164577B2 · Briffa et al. · 2018 [cited by applicant]
US 10193441B2 · Giuliano · 2019 [cited by applicant]
US 10389235B2 · Giuliano · 2019 [cited by applicant]
US 10547241B1 · Li · 2020 [cited by examiner]
US 10658981B2 · Briffa et al. · 2020 [cited by applicant]
US 10992265B2 · Hoversten et al. · 2021 [cited by applicant]
US 11191028B2 · Hoversten et al. · 2021 [cited by applicant]
US 11245367B2 · Garrett et al. · 2022 [cited by applicant]
US 11637531B1 · Perreault et al. · 2023 [cited by applicant]
US 11664727B2 · Giuliano et al. · 2023 [cited by applicant]
US 11736010B2 · Giuliano et al. · 2023 [cited by applicant]
US 11757410B2 · Hoversten et al. · 2023 [cited by applicant]
US 20090108908A1 · Yamadaya · 2009 [cited by examiner]
US 20130177106A1 · Levesque · 2013 [cited by examiner]
US 20140268946A1 · Liu · 2014 [cited by examiner]
US 20180097486A1 · Salem et al. · 2018 [cited by applicant]
US 20180219476A1 · Kain · 2018 [cited by applicant]
US 20200099367A1 · Bodano · 2020 [cited by examiner]
US 20210044203A1 · Low et al. · 2021 [cited by applicant]
US 20210099137A1 · Drogi · 2021 [cited by examiner]
US 20210288614A1 · Hoversten et al. · 2021 [cited by applicant]
US 20210385752A1 · Hoversten et al. · 2021 [cited by applicant]
US 20220103066A1 · Chen et al. · 2022 [cited by applicant]
US 20220131463A1 · Giuliano et al. · 2022 [cited by applicant]
US 20220149725A1 · Garrett et al. · 2022 [cited by applicant]
US 20230054485A1 · Hoversten et al. · 2023 [cited by applicant]
US 20230056740A1 · Perreault et al. · 2023 [cited by applicant]
PCT International Search Report and Written Opinion dated Nov. 8, 2022 for International Application No. PCT/US2022/040856; 10 pages. [cited by applicant]
Cao, et al.; “A Family of Zero Current Switching Switched-Capacitor DC-DC Converters”; 2010 Twenty-Fifth Annual IEEE Applied Power Electronics Conference and Exposition (APEC); Feb. 21-25, 2010; 8 Pages. [cited by applicant]
Cao, et al.; “Multiphase Multilevel Modulator DC-DC Converter for High-Current High-Gain TEG Application”; IEEE Transactions on Industry Application; vol. 47; No. 3; May/Jun. 2011; 9 Pages. [cited by applicant]
Chen, et al; “A High Efficiency High Power Step-Up Resonant Switched-Capacitor”; 2012 IEEE Energy Conversion Congress and Exposition (ECCE); Sep. 15-20, 2012; 5 Pages. [cited by applicant]
Shoyama, et al.; “Resonant Switched Capacitor Converter with High Efficiency”; 2004 35 [cited by applicant]
Sun, et al.; “High Power Density, High Efficiency System Two-Stage Power Architecture for Laptop Computers”; 2006 37th IEEE Power Electronics Specialists Conference; Jun. 18-22, 2006; 7 Pages. [cited by applicant]
Unknown; “Fundamentals of Power Electronics”; Chapter 19: Resonant Conversion; Sep. 19, 2019; 87 Pages. [cited by applicant]
Yeung, et al.; “Multiple and Fractional Voltage Conversion Ratios for Switched-capacitor Resonant Converters”; 2001 IEEE 32nd Annual Power Electronics Specialists Conference (IEEE Cat. No. 01CH37230); Jun. 17-21, 2001; … [cited by applicant]