IP Library Granted Patent US 12,439,102
Granted Patent B2
US 12,439,102 · App. 17/826,862 · Granted Oct 7, 2025

Trick mode operation with multiple video streams

Inventors: Jason W. Herrick (San Jose, CA); Daniel William English (Andover, MA); Wade K. Wan (Irvine, CA)
Assignee: Avago Technologies International Sales Pte. Limited
H04N21/23424H04N21/23439H04N21/2387H04N21/4621H04N21/47217
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,439,102
App. No.
17/826,862
Granted
Oct 7, 2025
Kind
B2
Abstract

Systems, methods and apparatuses for handling trick mode operation using multiple video streams are provided. A media server presents a first video stream having a first level of a video characteristic for display. The media server, in response to receiving a first command, presents a second video stream having a second level of the video characteristic for display while stopping presenting the first video stream for display based on a determination determined using the first level of the video characteristic and the second level of the video characteristic. The first video stream and the second video stream are directed to the same video content.

Claims (46)

1. A system, comprising:

a circuit configured to:

decode a first video stream at a first rate simultaneously with decoding a second video stream at a second rate different from the first rate;

one or more frame buffers configured to store decoded video frames generated from the circuit;

a processor configured to:

determine that decoding the first video stream at the first rate consumes more decoding power or decoding performance than decoding the second video stream at the second rate; and

in response to the determination, decode the second video stream at the second rate while stopping decoding of the first video stream,

wherein a display engine is configured to select decoded video frames of the second video stream from the one or more frame buffers for display via a connection to a client device.

2. The system of claim 1 , wherein processing the first video stream and the second video stream each comprise decoding the corresponding video stream.

3. The system of claim 1 , wherein decoding the second video stream at the second rate comprises changing a decode rate of the system from the first rate to the second rate.

4. The system of claim 1 , wherein the second rate is higher than the first rate.

5. The system of claim 1 , wherein the first video stream has a first level of a video characteristic and the second video stream has a second level of the video characteristic, the first level of the video characteristic different from the second level of the video characteristic.

6. The system of claim 5 , wherein the determination that decoding the first video stream at the first rate consumes more decoding power than decoding the second video stream is based at least in part on a comparison between the first level of the video characteristic and the second level of the video characteristic.

7. The system of claim 5 , wherein the video characteristic comprises at least one of a resolution, a frame rate, a bit precision, a bit rate, or a chroma subsampling; and

wherein the processor and/or circuit are further configured to receive a trick mode command including at least one of a fast forward command or a rewind command.

8. The system of claim 1 , wherein the processor and/or circuit are further configured to receive a command to decode the second video stream at the second rate while stopping processing of the first video stream.

9. The system of claim 1 , wherein the first video stream and the second video stream are directed to a same video content.

10. The system of claim 1 , wherein decoding the first video stream at the first rate comprises outputting, by the processor and/or circuit, the first video stream at a first playback rate; and

wherein decoding the second video stream at the second rate comprises outputting, by the processor and/or circuit, the second video stream at a second playback rate.

11. The system of claim 1 , further comprising a transcoder configured to generate one of the first video stream or the second video stream from a video stream received as input.

12. A method, comprising:

decoding, by one or more decoders of a device, a first video stream at a first rate simultaneously with a second video stream at a second rate different from the first rate;

storing, by the device, decoded video frames generated by the one or more decoders to one or more frame buffers;

determining, by a processor of the device, that decoding the first video stream at the first rate consumes greater power or performance of the one or more decoders than decoding the second video stream;

in response to the determination, continue decoding, by the device, the second video stream at the second rate while stopping decoding of the first video stream; and

selecting, by a display engine of the device, decoded video frames of the second video stream for display via a connection to another device.

13. The method of claim 12 , wherein decoding the first video stream and the second video stream each comprise decoding the corresponding video stream.

14. The method of claim 12 , wherein decoding the second video stream at the second rate comprises changing a decode rate of the device from the first rate to the second rate.

15. The method of claim 12 , wherein the second rate is higher than the first rate.

16. The method of claim 12 , wherein the first video stream has a first level of a video characteristic and the second video stream has a second level of the video characteristic, the first level of the video characteristic different from the second level of the video characteristic.

17. The method of claim 16 , wherein the determination that decoding the first video stream at the first rate consumes greater power or performance of the one or more decoders than decoding the second video stream is based at least in part on a comparison between the first level of the video characteristic and the second level of the video characteristic.

18. The method of claim 16 , wherein the video characteristic comprises at least one of a resolution, a frame rate, a bit precision, a bit rate, or a chroma subsampling, and further comprising receiving, by the device, a trick mode command including at least one of a fast forward command or a rewind command.

19. The method of claim 12 , further comprising receiving, by the device, a command to process the second video stream at the second rate while stopping processing of the first video stream.

20. The method of claim 12 , wherein the first video stream and the second video stream are directed to a same video content.

21. The method of claim 12 , wherein decoding the first video stream at the first rate comprises outputting, by the device, the first video stream at a first playback rate; and

wherein decoding the second video stream at the second rate comprises outputting, by the device, the second video stream at a second playback rate.

22. The method of claim 12 , further comprising receiving, by a transcoder of the device, a video stream and encoding one of the first video stream or the second video stream.

23. A circuit, comprising:

a decoder configured to decode a first video stream at a first rate and a second video stream at a second rate, different from the first rate generate decoded video frames and store the decoded video frames to one or more frame buffers;

a processor configured to determine that decoding the first video stream at the first rate consumes more decoder resources than decoding the second video stream, simultaneously with the first video stream, at the second rate; and

wherein the decoder is further configured to decode the second video stream at the second rate while stopping decoding of the first video stream in response to the determination; and

a display engine configured to select decoded video frames from the one or more frame buffers for display via a connection to a client device.

24. The circuit of claim 23 , wherein decoding the first video stream and the second video stream each comprise decoding the corresponding video stream.

25. The circuit of claim 23 , wherein decoding the first video stream at the first rate comprises outputting the first video stream at a first playback rate; and

wherein decoding the second video stream at the second rate comprises outputting the second video stream at a second playback rate.

26. The circuit of claim 23 , wherein the decoder resources comprise one or more of decoder performance or decoder power.

Assignments (3)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jun 2, 2022
From: HERRICK, JASON W.; ENGLISH, DANIEL WILLIAM; WAN, WADE K.
To: BROADCOM CORPORATION
Reel/Frame 060088/0841 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jun 2, 2022
From: BROADCOM CORPORATION
To: AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD.
Reel/Frame 060088/0921 →
MERGER Recorded Jun 2, 2022
From: AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD.
To: AVAGO TECHNOLOGIES INTERNATIONAL SALES PTE. LIMITED
Reel/Frame 060257/0554 →
Continuity (4)
Division 16265870 · Feb 1, 2019
Continuation 15050120 · Feb 22, 2016
Provisional Application 62281094 · Jan 20, 2016
Related Publication 20220295125A1 · Sep 15, 2022
References Cited (39)
US 5576902A · Lane et al. · 1996 [cited by applicant]
US 6272566B1 · Craft · 2001 [cited by examiner]
US 7639924B2 · Roelens · 2009 [cited by applicant]
US 7778372B2 · Takashima · 2010 [cited by examiner]
US 7860375B2 · Carlsgaard et al. · 2010 [cited by applicant]
US 8402494B1 · Hu · 2013 [cited by examiner]
US 8966551B2 · VerSteeg · 2015 [cited by examiner]
US 9014547B2 · Terunuma · 2015 [cited by applicant]
US 9137477B2 · Gautier et al. · 2015 [cited by applicant]
US 9241166B2 · Konda · 2016 [cited by examiner]
US 9467741B2 · Laksono · 2016 [cited by applicant]
US 9510029B2 · Hurst · 2016 [cited by examiner]
US 9584832B2 · Corey · 2017 [cited by examiner]
US 9762966B2 · Liu · 2017 [cited by examiner]
US 9838651B2 · Bateman · 2017 [cited by examiner]
US 11350140B2 · Herrick · 2022 [cited by examiner]
US 20010008577A1 · Yamada et al. · 2001 [cited by applicant]
US 20010022887A1 · Lee · 2001 [cited by applicant]
US 20060083315A1 · Sato et al. · 2006 [cited by applicant]
US 20060218607A1 · Hodzic · 2006 [cited by examiner]
US 20070143493A1 · Mullig et al. · 2007 [cited by applicant]
US 20080155586A1 · Yang et al. · 2008 [cited by applicant]
US 20080285660A1 · Raines et al. · 2008 [cited by applicant]
US 20090169181A1 · Priyadarshi et al. · 2009 [cited by applicant]
US 20090262252A1 · Wan · 2009 [cited by applicant]
US 20090300676A1 · Harter, Jr. · 2009 [cited by applicant]
US 20100008648A1 · Sivakumar et al. · 2010 [cited by applicant]
US 20100166079A1 · Goel · 2010 [cited by applicant]
US 20110074922A1 · Chen et al. · 2011 [cited by applicant]
US 20110217025A1 · Begen et al. · 2011 [cited by applicant]
US 20120086773A1 · Park et al. · 2012 [cited by applicant]
US 20130219442A1 · Hu · 2013 [cited by examiner]
US 20130251333A1 · Berbecel et al. · 2013 [cited by applicant]
US 20140320740A1 · Wan et al. · 2014 [cited by applicant]
US 20160007053A1 · Mao · 2016 [cited by applicant]
US 20160360217A1 · Wan et al. · 2016 [cited by applicant]
US 20170155907A1 · Baeza et al. · 2017 [cited by applicant]
Non-Final Office Action on U.S. Appl. No. 16/265,870 DTD Jul. 21, 2021. [cited by applicant]
Notice of Allowance on U.S. Appl. No. 16/265,870 DTD Feb. 2, 2022. [cited by applicant]