IP Library Granted Patent US 11,713,504
Granted Patent B2
US 11,713,504 · App. 17/840,367 · Granted Aug 1, 2023

Chemical resistant multi-layer coatings applied by atomic layer deposition

Inventors: I-Kuan Lin (Lexington, MA); Carlo Waldfried (Middleton, MA); Chandrasekaran Venkatraman (Tyngsboro, MA)
Assignee: ENTEGRIS, INC.
C23C16/405C23C16/403C23C16/4404C23C16/45529C23C16/45553
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 11,713,504
App. No.
17/840,367
Granted
Aug 1, 2023
Kind
B2
Abstract

Described are multi-layer coatings, substrates (i.e., articles) coated with a multi-layer coating, and methods of preparing a multi-layer coating by atomic layer deposition, wherein the coating includes layers alumina and yttria.

Claims (13)

1. A method of applying a coating to a substrate, comprising:

depositing, by atomic layer deposition, amorphous alumina on a substrate; and

depositing, by atomic layer deposition, yttria having a crystallinity of less than 10% on the substrate,

wherein the coating of has a measured Y/Al ratio in a range from 2:1 to 1:2.

2. The method of claim 1 , wherein the coating has a thickness in a range from 0.01 to 1.0 micron.

3. The method of claim 1 , wherein the coating is a composite coating of yttria and amorphous alumina.

4. The method of claim 1 , wherein the coating has substantially no grain boundaries.

5. The method of claim 1 , wherein the coating has substantially no pinholes.

6. The method of claim 1 , wherein the substrate is a reactor component of a microelectronic device or semiconductor manufacturing system.

7. The method of claim 1 , wherein the substrate is a vacuum-compatible substrate.

8. The method of claim 1 , wherein the substrate comprises a wall surface of a plasma etch chamber, a wafer susceptor, a chuck, a showerhead, a liner, a ring, a nozzle, a baffle, a fastener, a wafer support, a wafer transport structure, or a portion or component of any one or these.

9. The method of claim 1 , wherein the substrate includes a three-dimensional feature selected from a threaded screw, a threaded nut, a porous membrane, a filter, a three-dimensional network, a hole, and a channel.

10. The method of claim 1 , wherein the substrate includes a three-dimensional structure having an aspect ratio of at least 20:1.

Assignments (2)
SECURITY INTEREST Recorded Jun 2, 2023
From: ENTEGRIS, INC.; CMC MATERIALS LLC
To: MORGAN STANLEY SENIOR FUNDING, INC., AS COLLATERAL AGENT
Reel/Frame 063857/0199 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Sep 13, 2022
From: LIN, I-KUAN; VENKATRAMAN, CHANDRASEKARAN; WALDFRIED, CARLO
To: ENTEGRIS, INC.
Reel/Frame 061082/0981 →