IP Library Granted Patent US 12,376,392
Granted Patent B2
US 12,376,392 · App. 17/842,236 · Granted Jul 29, 2025

Detection device

Inventor: Hiroyuki Abe (Tokyo, JP)
Assignee: Japan Display Inc.
H01L27/14603G06V40/1318H01L27/14612H01L27/14645H01L31/1055
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,376,392
App. No.
17/842,236
Granted
Jul 29, 2025
Kind
B2
Abstract

According to an aspect, a detection device includes: a substrate; photoelectric conversion elements arranged on the substrate; transistors that each include a semiconductor layer and a gate electrode facing the semiconductor layer and are provided for each photoelectric conversion element; and a first electrode and a second electrode that are provided between the substrate and the photoelectric conversion elements in a direction orthogonal to the substrate and face each other with an insulating film interposed therebetween. The first electrode includes main parts that overlap the respective photoelectric conversion elements and a coupling part couples together adjacent main parts of the main parts. The second electrode is formed to have an island pattern for each photoelectric conversion element. The first electrode is located in the same layer as that of the gate electrode. The second electrode is located in the same layer as that of the semiconductor layer.

Claims (23)

1. A detection device comprising:

a substrate;

a plurality of photoelectric conversion elements arranged on the substrate;

a plurality of transistors that each comprise a semiconductor layer and a gate electrode facing the semiconductor layer and are provided for each of the photoelectric conversion elements; and

a first electrode and a second electrode that are provided between the substrate and the photoelectric conversion elements in a direction orthogonal to the substrate and face each other with an insulating film interposed between the first electrode and the second electrode, wherein

the first electrode comprises a plurality of main parts that overlap the respective photoelectric conversion elements and a coupling part couples together adjacent main parts of the main parts,

the second electrode is formed to have an island pattern for each of the photoelectric conversion elements,

the first electrode is located in the same layer as that of the gate electrode, and

the second electrode is located in the same layer as that of the semiconductor layer.

2. The detection device according to claim 1 , wherein

the first electrode and the second electrode are provided in regions not overlapping the transistors in a plan view, and

the first electrode and the second electrode overlap the photoelectric conversion elements in the plan view.

3. The detection device according to claim 1 , wherein at least one of the first electrode and the second electrode has a chamfer obtained by chamfering a corner in a plan view.

4. The detection device according to claim 1 , wherein

the photoelectric conversion elements are arranged in a first direction, and

the coupling part of the first electrode electrically couples together the main parts adjacent in the first direction.

5. The detection device according to claim 1 , wherein

the first electrode is coupled to a reference potential, and

the second electrode is electrically coupled to the transistors and a corresponding one of the photoelectric conversion elements.

6. The detection device according to claim 1 , wherein

the transistors comprise a source follower transistor, a reset transistor, and a read transistor, and

the second electrode is electrically coupled to one of a source and a drain of the reset transistor, and to a gate of the source follower transistor.

7. The detection device according to claim 1 , wherein each of the photoelectric conversion elements comprises an n-type semiconductor layer, an i-type semiconductor layer, and a p-type semiconductor layer stacked on the substrate.

Assignments (2)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jul 2, 2025
From: JAPAN DISPLAY INC.
To: MAGNOLIA WHITE CORPORATION
Reel/Frame 071793/0491 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jun 16, 2022
From: ABE, HIROYUKI
To: JAPAN DISPLAY INC.
Reel/Frame 060229/0321 →
Priority Claims (1)
JP 2019-232050 · Dec 23, 2019 · national
Continuity (2)
Continuation PCTJP2020044084 · Nov 26, 2020
Related Publication 20220328539A1 · Oct 13, 2022
References Cited (13)
US 20110180889A1 · Jung · 2011 [cited by examiner]
US 20120061578A1 · Lim · 2012 [cited by examiner]
US 20120299070A1 · Yamada et al. · 2012 [cited by applicant]
US 20130256544A1 · Senda et al. · 2013 [cited by applicant]
US 20140103347A1 · Ishino · 2014 [cited by examiner]
JP 2000340777A · 2000 [cited by applicant]
JP 2008085029A · 2008 [cited by applicant]
JP 2013012696A · 2013 [cited by applicant]
JP 2013205140A · 2013 [cited by applicant]
Office Action issued in related Japanese Patent Application No. 2019-232050 mailed on Dec. 19, 2023 and English translation of same. 6 pages. [cited by applicant]
International Search Report issued for International Patent Application No. PCT/JP2020/044084 on Feb. 2, 2021 and English translation of same. 5 pages. [cited by applicant]
Written Opinion issued for International Patent Application No. PCT/JP2020/044084 on Feb. 2, 2021. 4 pages. [cited by applicant]
Office Action issued in related Chinese Patent Application No. 202080088010.9 mailed on Oct. 25, 2024 and English translation of same. 14 pages. [cited by applicant]