IP Library Granted Patent US 12,418,266
Granted Patent B2
US 12,418,266 · App. 17/855,443 · Granted Sep 16, 2025

Wideband coupled input impedance matching LNA architecture

Inventors: Emre Ayranci (Costa Mesa, CA); Mengsheng Rui (San Diego, CA); Phanindra Yerramilli (San Diego, CA); Jubaid Qayyum (San Diego, CA); Vijay Katta (San Diego, CA); Miles Sanner (San Diego, CA)
Assignee: MURATA MANUFACTURING CO., LTD.
H03F1/565H03F3/195H03F3/72H03F2200/294H03F2200/451H03F2203/7236
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,418,266
App. No.
17/855,443
Granted
Sep 16, 2025
Kind
B2
Abstract

Circuits and methods for a radio frequency amplifier, such as an LNA, that include a wideband coupled input impedance matching network. One embodiment includes a first inductor coupled between a first terminal and a first node, the first terminal couplable to a degeneration terminal of an amplifier core; a second inductor coupled between a second terminal and either the first node or a second node, the second terminal couplable to an input terminal of the amplifier core; a third inductor coupled between the first node and a third terminal, the third terminal couplable to a reference potential; and, in a variant embodiment, a fourth inductor coupled between the second node and a fourth terminal, the fourth terminal couplable to the reference potential; wherein the first inductor and the second inductor are mutually coupled. Some embodiments allow multiple modes to allow tradeoffs of gain versus linearity and NF characteristics.

Claims (14)

1. A wideband coupled input impedance matching network including:

(a) a first inductor coupled between a first terminal and a first node, the first terminal configured to be coupled to a degeneration terminal of an amplifier core;

(b) a second inductor coupled between a second terminal and the first node, the second terminal configured to be coupled to an input terminal of the amplifier core; and

(c) a third inductor coupled between the first node and a third terminal, the third terminal configured to be coupled to a reference potential;

wherein the first inductor and the second inductor are mutually coupled.

2. The invention of claim 1 , wherein the mutual coupling of the first inductor and the second inductor is negative.

3. The invention of claim 1 , wherein the mutual coupling of the first inductor and the second inductor is positive.

4. The invention of claim 1 , wherein the amplifier core, the first inductor, and the second inductor are co-fabricated on an integrated circuit die.

5. The invention of claim 1 , wherein the amplifier core is fabricated on an integrated circuit die, and the first inductor and the second inductor are located external to the integrated circuit die.

6. The invention of claim 1 , wherein the first inductor comprises a plurality of parallel inductances.

7. The invention of claim 1 , wherein the first inductor and the second inductor comprise mutually coupled segments of an integrated circuit transformer coil.

8. The invention of claim 1 , wherein the first inductor comprises a first selectable inductance coupled in series with a second selectable inductance.

9. The invention of claim 8 , wherein the second inductor and the first selectable inductance are mutually coupled in a first selectable state, and the second inductor and a series sum of the first and second selectable inductances are mutually coupled in a second selectable state.

10. The invention of claim 1 , further including a series inductor coupled between the input terminal of the amplifier core and a radio frequency input terminal of the amplifier core, wherein the second terminal of the wideband input impedance matching network is configured to be coupled to the input terminal of the amplifier core through the series inductor.

Assignments (2)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Feb 14, 2024
From: PSEMI CORPORATION
To: MURATA MANUFACTURING CO., LTD.
Reel/Frame 066597/0427 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Feb 14, 2023
From: AYRANCI, EMRE; RUI, MENGSHENG; YERRAMILLI, PHANINDRA; QAYYUM, JUBAID; KATTA, VIJAY; SANNER, MILES
To: PSEMI CORPORATION
Reel/Frame 062697/0071 →
Continuity (1)
Related Publication 20240007060A1 · Jan 4, 2024
References Cited (7)
US 20140240048A1 · Youssef et al. · 2014 [cited by applicant]
US 20150123732A1 · Hoogzaad et al. · 2015 [cited by applicant]
US 20170179894A1 · Jin et al. · 2017 [cited by applicant]
US 20190074862A1 · Wang et al. · 2019 [cited by applicant]
US 20190190560A1 · Reja et al. · 2019 [cited by applicant]
Ayranci, et al. “Wideband Multi-Gain LNA Architecture”, patent application filed in the USPTO on Jun. 2, 2021, U.S. Appl. No. 17/337,227, 46 pgs. [cited by applicant]
Lee, Kang Ha, International Search Report and Written Opinion received from the KIPO dated Oct. 6, 2023 for appln. No. PCT/US2023/025609, 10 pgs. [cited by applicant]