IP Library Granted Patent US 12,482,401
Granted Patent B2
US 12,482,401 · App. 17/900,000 · Granted Nov 25, 2025

Display device

Inventor: Masanori Ohara (Tokyo, JP)
Assignee: MAGNOLIA BLUE CORPORATION
G09G3/2096G09G3/3233G09G3/3266G09G3/3291G09G2300/0819G09G2300/0842G09G2310/0286G09G2320/0233G09G2330/021
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,482,401
App. No.
17/900,000
Granted
Nov 25, 2025
Kind
B2
Abstract

A display device includes: a plurality of pixels; a plurality of write signal lines to which a control signal for selecting a pixel row in which a data voltage is to be written is supplied; a WS signal gate driver that supplies the control signal; a plurality of data voltage lines for writing a data voltage; a data driver that supplies the data voltage; a selector circuit that switches a data voltage line to which the data voltage is supplied; a selector control line to which a control signal for controlling the selector circuit is supplied; and a controller that supplies the control signal. The plurality of pixels include a first pixel and a second pixel belonging to a same pixel row. The WS signal gate driver supplies the control signal in a first direction. The controller supplies the control signal in a second direction opposite to the first direction.

Claims (39)

1 . A display device, comprising:

a plurality of pixels arranged in a matrix;

a plurality of first gate control lines that are each located at a different pixel row in the matrix of the plurality of pixels, and to which a first gate control signal is supplied, the first gate control signal being for selecting a pixel row to which a data voltage corresponding to image data is to be written;

a first gate driver that supplies the first gate control signal to the plurality of first gate control lines;

a plurality of data voltage lines that are each located at a different pixel column in the matrix of the plurality of pixels, and used to write the data voltage corresponding to the image data;

a data driver that supplies the data voltage to the plurality of data voltage lines;

a selector circuit that is connected between the data driver and the plurality of data voltage lines, and switches a data voltage line to which the data voltage from the data driver is supplied among the plurality of data voltage lines;

a first selector control line to which a selector control signal for controlling the selector circuit is supplied; and

a controller that supplies the selector control signal to the first selector control line,

wherein the plurality of pixels includes a first pixel and a second pixel that belong to a same pixel row,

the first gate driver supplies the first gate control signal to the plurality of first gate control lines to transfer the first gate control signal in a first direction from the first pixel to the second pixel,

the controller supplies the selector control signal to the first selector control line to transfer the selector control signal in a second direction from the second pixel to the first pixel,

each pixel column includes a first subpixel column including only a first subpixel that emits light of a first emission color, and a second subpixel column including only a second subpixel that emits light of a second emission color that is different from the first emission color, the second subpixel column being located side-by-side with the first subpixel column,

the selector circuit is located, for each pixel column, between the pixel column and the data driver, and includes a switch portion that switches between a first data voltage line to which the first subpixel column is connected and a second data voltage line to which the second subpixel column is connected,

the first selector control line is connected to the controller at a position between both ends of the pixel row, and extends only from the position toward a first side closer to the first pixel, and

the display device further comprises:

a fourth gate driver that supplies the first gate control signal to the plurality of first gate control lines to transfer the first gate control signal in the second direction; and

a second selector control line that is connected to the controller at the position, and extends only from the position toward a second side closer to the second pixel.

2 . The display device according to claim 1 ,

wherein the first gate driver is connected to, out of respective ends of each of the plurality of first gate control lines on a first pixel side and a second pixel side, only a first end on the first pixel side, the first pixel side being closer to the first pixel, the second pixel side being closer to the second pixel, and

the controller is connected to, out of respective ends of the first selector control line on the first pixel side and the second pixel side, only a first end on the second pixel side.

3 . The display device according to claim 2 ,

wherein a second end of each of the plurality of first gate control lines on the second pixel side is not connected to an other gate driver, and

a second end of the first selector control line on the first pixel side is not connected to an other controller.

4 . The display device according to claim 1 ,

wherein the plurality of pixels each include a light-emitting element,

the display device further comprises:

a drive transistor connected to an anode of the light-emitting element;

a plurality of second gate control lines that are each located at a different pixel row in the matrix of the plurality of pixels, and to which a second gate control signal for initializing a potential of the light-emitting element is supplied;

a second gate driver that supplies the second gate control signal to the plurality of second gate control lines;

a plurality of third gate control lines that are each located at a different pixel row in the matrix of the plurality of pixels, and to which a third gate control signal for supplying a reference voltage to a gate electrode of the drive transistor is supplied; and

a third gate driver that supplies the third gate control signal to the plurality of third gate control lines, and

the first gate driver, the second gate driver, and the third gate driver are located only on a first side closer to the first pixel, out of the first side closer to the first pixel and a second side closer to the second pixel.

5 . The display device according to claim 4 ,

wherein the light-emitting element is an organic electroluminescent (EL) element.

6 . The display device according to claim 1 ,

wherein the position is a center position in the pixel row.

7 . The display device according to claim 1 ,

wherein, after the data voltage is supplied to the plurality of data voltage lines, the first gate control signal and the selector control signal are supplied such that the data voltage is written into a pixel of a pixel row selected, with the plurality of data voltage lines being in a floating state.

Assignments (4)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jul 11, 2025
From: JDI DESIGN AND DEVELOPMENT G.K.
To: MAGNOLIA BLUE CORPORATION
Reel/Frame 071678/0521 →
CORRECTIVE ASSIGNMENT TO CORRECT THE THE APPLICATION NUMBERS RECORDED AGAINST, ONE OF WHICH WAS INCORRECTLY TRANSCRIBED; APPLICATION 18475699 WAS RECRDED INCORRECTLY AND SHOULD HAVE BEEN LISTED INSTEAD AS 18475669 PREVIOUSLY RECORDED AT REEL: 67060 FRAME: 252. ASSIGNOR(S) HEREBY CONFIRMS THE ASSIGNMENT. Recorded Jul 30, 2024
From: JOLED INC.
To: JDI DESIGN AND DEVELOPMENT G.K.
Reel/Frame 068377/0872 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Apr 10, 2024
From: JOLED INC.
To: JDI DESIGN AND DEVELOPMENT G.K.
Reel/Frame 067060/0252 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Aug 31, 2022
From: OHARA, MASANORI
To: JOLED INC.
Reel/Frame 060954/0486 →
Priority Claims (1)
JP 2021-148848 · Sep 13, 2021 · national
Continuity (1)
Related Publication 20230077438A1 · Mar 16, 2023
References Cited (11)
US 20020080109A1 · Nagata · 2002 [cited by examiner]
US 20090079727A1 · Ozawa · 2009 [cited by applicant]
US 20120249616A1 · Komatsu et al. · 2012 [cited by applicant]
US 20160322008A1 · Sang · 2016 [cited by examiner]
US 20180174507A1 · Ohara et al. · 2018 [cited by applicant]
US 20200273408A1 · Kim · 2020 [cited by examiner]
US 20220208874A1 · Zhang · 2022 [cited by examiner]
US 20230024029A1 · Yu · 2023 [cited by examiner]
JP 2009080252 · 2009 [cited by applicant]
JP 2012208389 · 2012 [cited by applicant]
WO 2017010286 · 2017 [cited by applicant]