IP Library Granted Patent US 12,494,417
Granted Patent B2
US 12,494,417 · App. 17/913,662 · Granted Dec 9, 2025

Power module device with an embedded power semiconductor device

Inventors: Slavo Kicin (Zürich, CH); Chunlei Liu (Oberrohrdorf, CH); Andrey Petrov (Zürich, CH); Gernot Riedel (Baden-Rütihof, CH)
Assignee: Hitachi Energy Ltd
H01L23/49568H01L21/50H01L23/3735H01L23/49562
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,494,417
App. No.
17/913,662
Granted
Dec 9, 2025
Kind
B2
Abstract

In one embodiment, a power module device includes a base plate, an electrically insulating ceramic layer on the base plate, and an electrically insulating first insulating layer on the ceramic layer. The first insulating layer includes a prepreg material. An electrically conductive lead frame is disposed on the first insulating layer and electrically insulated therefrom. A power semiconductor device disposed on the lead frame and embedded between the lead frame and a second insulating layer.

Claims (36)

1 . A power module device comprising:

a base plate;

an electrically insulating ceramic layer arranged on the base plate;

an electrically insulating first insulating layer arranged on the ceramic layer opposite from the base plate, wherein the first insulating layer comprises a prepreg material and wherein a layer thickness of the first insulating layer is less than 100 μm;

an electrically conductive lead frame arranged on the first insulating layer, the lead frame being electrically insulated from the base plate by the ceramic layer and the first insulating layer;

a power semiconductor device disposed on the lead frame; and

an electrically insulating second insulating layer arranged on the power semiconductor device and the lead frame so that the power semiconductor device is embedded between the lead frame and the second insulating layer.

2 . The power module device according to claim 1 , wherein the first insulating layer is in direct contact with the lead frame.

3 . The power module device according to claim 1 , wherein the base plate comprises an electrically conductive material.

4 . The power module device according to claim 1 , wherein the second insulating layer comprises a prepreg material.

5 . The power module device according to claim 1 , wherein the layer thickness of the first insulating layer is less than 70 μm.

6 . The power module device according to claim 1 , wherein the ceramic layer has a thermal conductivity above 20 W/(m×K).

7 . The power module device according to claim 1 , wherein a recess is formed in the lead frame on a side opposite to the first insulating layer and wherein at least a portion of the power semiconductor device is arranged in the recess.

8 . The power module device according to claim 1 , wherein a layer thickness of the ceramic layer is 200 μm or less.

9 . The power module device according to claim 1 , wherein a layer thickness of the ceramic layer is in a range from 50 μm and 100 μm.

10 . The power module device according to claim 1 , wherein the power semiconductor device comprises a semiconductor chip having a metallization layer disposed on a bottom side, the metallization layer being electrically connected to the lead frame.

11 . The power module device according to claim 1 , wherein the power semiconductor device comprises at least one of an insulated gate bipolar transistor, a thyristor, a metal-insulator-semiconductor field effect transistor, a metal-oxide-semiconductor field effect transistor, a junction field effect transistor, a diode, or a Schottky diode.

12 . The power module device according to claim 1 , further comprising an adhesion layer between the ceramic layer and the first insulating layer, wherein the adhesion layer comprises a metal layer.

13 . The power module device according to claim 12 , wherein a layer thickness of the adhesion layer is less than 25 μm.

14 . The power module device according to claim 12 , wherein the first insulating layer is in direct contact with the adhesion layer.

15 . The power module device according to claim 1 , wherein the first insulating layer is in direct contact with the ceramic layer.

16 . A method for manufacturing the power module device of claim 1 , the method comprising:

attaching the power semiconductor device to the lead frame;

forming the electrically insulating ceramic layer on the base plate;

forming a layer stack by arranging the first insulating layer over the base plate with the ceramic layer formed thereon, arranging the lead frame with the power semiconductor device attached thereto over the first insulating layer, and arranging a second insulating layer over the lead frame; and

applying heat and pressure to the layer stack.

17 . The method according to claim 16 , wherein attaching the power semiconductor device to the lead frame comprises electrically connecting a metallization layer of a semiconductor chip of the power semiconductor device to the lead frame.

18 . The method according to claim 16 , wherein the ceramic layer is adhered to the first insulating layer with a metal adhesion layer.

19 . A power module device comprising:

a copper base plate;

an electrically insulating ceramic layer arranged on the base plate, wherein a layer thickness of the ceramic layer is 70 μm or less;

an electrically insulating first insulating layer arranged on the ceramic layer, wherein the first insulating layer comprises a prepreg material and wherein a layer thickness of the first insulating layer is less than 100 μm;

an electrically conductive lead frame arranged on the first insulating layer, the lead frame being electrically insulated from the base plate by the ceramic layer and the first insulating layer;

a power semiconductor device disposed on the lead frame; and

an electrically insulating second insulating layer arranged on the power semiconductor device, wherein the second insulating layer comprises a prepreg material.

20 . The power module device according to claim 19 , wherein the ceramic layer has a thermal conductivity above 20 W/(m×K).

Assignments (6)
MERGER Recorded Nov 13, 2023
From: HITACHI ENERGY SWITZERLAND AG
To: HITACHI ENERGY LTD
Reel/Frame 065548/0905 →
CORRECTIVE ASSIGNMENT TO CORRECT THE FIRST ASSIGNOR'S NAME ON THE COVER SHEET PREVIOUSLY RECORDED AT REEL: 061185 FRAME: 0415. ASSIGNOR(S) HEREBY CONFIRMS THE ASSIGNMENT. Recorded Sep 27, 2022
From: PETROV, ANDREY; RIEDEL, GERNOT
To: ABB SCHWEIZ AG
Reel/Frame 061552/0688 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Sep 22, 2022
From: KICIN, SLAVO; LIU, CHUNLEI
To: HITACHI ENERGY SWITZERLAND AG
Reel/Frame 061185/0320 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Sep 22, 2022
From: PETROV, AUDREY; RIEDEL, GERNOT
To: ABB SCHWEIZ AG
Reel/Frame 061185/0415 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Sep 22, 2022
From: ABB SCHWEIZ AG
To: ABB POWER GRIDS SWITZERLAND AG
Reel/Frame 061185/0498 →
CHANGE OF NAME Recorded Sep 22, 2022
From: ABB POWER GRIDS SWITZERLAND AG
To: HITACHI ENERGY SWITZERLAND AG
Reel/Frame 061508/0763 →
Priority Claims (1)
EP 20167310 · Mar 31, 2020 · regional
Continuity (1)
Related Publication 20230112582A1 · Apr 13, 2023
References Cited (9)
US 20150223320A1 · Gerhauber · 2015 [cited by examiner]
JP H04144259A · 1992 [cited by applicant]
JP 2010192591A · 2010 [cited by applicant]
Hou, F., et al., “High Power-Density 3D Integrated Power Supply Module Based on Panel-Level PCB Embedded Technology”, 2018 IEEE 68th Electronic Components and Technology Conference, May 29-Jun. 1, 2018, 6 pages. [cited by applicant]
Hou, F., et al., “Review of Packaging Schemes for Power Module”, IEEE Journal of Emerging and Selected Topics in Power Electronics, vol. 8, No. 1, Mar. 2020, pp. 223-238. [cited by applicant]
Jorgensen, A., et al., “A Fast-Switching Integrated Full-Bridge Power Module Based on GaN eHEMT Devices”, IEEE Transactions on Power Electronics, vol. 34, No. 3, Mar. 2019, pp. 2494-2504. [cited by applicant]
Kearney, D., et al., “PCB Embedded Semiconductors for Low-Voltage Power Electronic Applications”, IEEE Transactions on Components, Packaging and Manufacturing Technology, vol. 7, No. 3, Mar. 2017, pp. 387-395. [cited by applicant]
Munding, A., et al., “Laminate Chip Embedding Technology—Impact of Material Choice and Processing for Very Thin Die Packaging”, 2017 IEEE 67th Electronic Components and Technology Conference, May 30-Jun. 2, 2017, pp. 71… [cited by applicant]
Schnur, J., et al., “Design and Fabrication of PCB Embedded Power Module with Integrated Heat Exchanger for Dielectric Coolant”, 10th International Conference on Integrated Power Electronics Systems, Mar. 20-22, 2018, 2… [cited by applicant]