IP Library Granted Patent US 12,464,932
Granted Patent B2
US 12,464,932 · App. 17/913,778 · Granted Nov 4, 2025

Display substrate and preparation method therefor, and display panel

Inventors: Qiuhua Meng (Beijing, CN); Xueyan Tian (Beijing, CN); Yueping Zuo (Beijing, CN)
Assignee: Beijing BOE Technology Development Co., Ltd.
H10K59/873H10K59/1201H10K59/131H10K71/20H10K2102/311H10K2102/351
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,464,932
App. No.
17/913,778
Granted
Nov 4, 2025
Kind
B2
Abstract

A display substrate and a preparation method therefor, and a display panel. The display substrate comprises: a base substrate provided with a display area and a non-display area surrounding the display area; a gate layer located on the base substrate; an interlayer insulation layer, which is located on the side of the gate layer that faces away from the base substrate and comprises a first organic insulation layer and a first inorganic insulation layer, wherein the first organic insulation layer covers the display area and part of the non-display area; a source and drain layer located on the side of the interlayer insulation layer that faces away from the base substrate; and an encapsulation layer, which covers the display area and part of the non-display area.

Claims (44)

1 . A display substrate, comprising:

a base substrate, provided with a display area and a non-display area surrounding the display area;

a gate layer on the base substrate;

an interlayer insulation layer on a side of the gate layer away from the base substrate, comprising a first organic insulation layer and a first inorganic insulation layer, wherein the first organic insulation layer covers the display area and part of the non-display area;

a source and drain layer on a side of the interlayer insulation layer away from the base substrate; and

an encapsulation layer, covering the display area and part of the non-display area;

wherein the non-display area comprises a fan routing wire area and a bonding area on a first side of the display area, and a gate driving circuit area on at least one side of two opposite sides of the display area, and the two opposite sides are adjacent to the first side; and

the first organic insulation layer covers the gate driving circuit area, and an orthographic projection of the first organic insulation layer on the base substrate does not overlap with the bonding area; and

the encapsulation layer does not cover the bonding area.

2 . The display substrate according to claim 1 , wherein the first inorganic insulation layer at least covers part of the non-display area, and an orthographic projection of the first inorganic insulation layer on the non-display area overlaps with an orthographic projection of the first organic insulation layer on the non-display area.

3 . The display substrate according to claim 2 , wherein the first inorganic insulation layer covers the fan routing wire area and the bonding area.

4 . The display substrate according to claim 3 , wherein

an orthographic projection of the first inorganic insulation layer on the base substrate is in the non-display area and surrounds the display area, the first inorganic insulation layer is on a side of the first organic insulation layer away from the gate layer, and the first inorganic insulation layer covers a boundary of the first organic insulation layer.

5 . The display substrate according to claim 4 , wherein

the orthographic projection of the first inorganic insulation layer on the base substrate does not overlap with the gate driving circuit area.

6 . The display substrate according to claim 3 , wherein the first inorganic insulation layer is between the gate layer and the first organic insulation layer, and the first inorganic insulation layer covers the display area and the non-display area.

7 . The display substrate according to claim 6 , wherein a part of the first inorganic insulation layer covering the display area is provided with a hollow-out part, and the hollow-out part does not overlap with a pattern of the gate layer.

8 . The display substrate according to claim 1 , further comprising at least one layer of blocking dam in the non-display area and sequentially arranged in a direction from the display area to the non-display area;

wherein an orthographic projection of the boundary of the first organic insulation layer on the base substrate is on a side of a last layer of blocking dam facing the display area.

9 . The display substrate according to claim 1 , wherein a thickness of the first organic insulation layer is in a range of 1 μm to 2 μm, and a thickness of the first inorganic insulation layer is in a range of 50 nm to 150 nm.

10 . A display panel, comprising the display substrate according to claim 1 .

11 . A preparation method for a display substrate, comprising:

preparing a gate layer on a base substrate, wherein the base substrate is provided with a display area and a non-display area surrounding the display area;

preparing an interlayer insulation layer on the gate layer, wherein the interlayer insulation layer comprises a first organic insulation layer and a first inorganic insulation layer, and the first organic insulation layer covers the display area and part of the non-display area;

preparing a source and drain layer on the interlayer insulation layer; and

preparing an encapsulation layer on the source and drain layer, wherein the encapsulation layer covers the display area and part of the non-display area;

wherein the non-display area comprises a fan routing wire area and a bonding area on a first side of the display area, and a gate driving circuit area on at least one side of two opposite sides of the display area, and the two opposite sides are adjacent to the first side;

the first organic insulation layer covers the gate driving circuit area, and an orthographic projection of the first organic insulation layer on the base substrate does not overlap with the bonding area; and

the encapsulation layer does not cover the bonding area.

12 . The preparation method according to claim 11 , wherein the preparing the interlayer insulation layer on the gate layer specifically comprises:

depositing the first organic insulation layer on the gate layer, and forming a pattern of the first organic insulation layer through a patterning process; and

depositing the first inorganic insulation layer on the first organic insulation layer, and forming a pattern of the first inorganic insulation layer through the patterning process, wherein an orthographic projection of the pattern of the first inorganic insulation layer on the base substrate is in the non-display area and surrounds the display area, and the pattern of the first inorganic insulation layer covers a boundary of the first organic insulation layer.

13 . The preparation method according to claim 11 , wherein the preparing the interlayer insulation layer on the gate layer specifically comprises:

depositing the first inorganic insulation layer on the gate layer, and forming a pattern of the first inorganic insulation layer through a patterning process; and

depositing the first organic insulation layer on the first inorganic insulation layer, and forming a pattern of the first organic insulation layer through the patterning process.

14 . The display substrate according to claim 1 , further comprising at least one layer of blocking dam in the non-display area and sequentially arranged in a direction from the display area to the non-display area;

wherein an orthographic projection of the boundary of the first organic insulation layer on the base substrate is on a side of a last layer of blocking dam facing the display area.

15 . The display substrate according to claim 2 , further comprising at least one layer of blocking dam in the non-display area and sequentially arranged in a direction from the display area to the non-display area;

wherein an orthographic projection of the boundary of the first organic insulation layer on the base substrate is on a side of a last layer of blocking dam facing the display area.

16 . The display substrate according to claim 3 , further comprising at least one layer of blocking dam in the non-display area and sequentially arranged in a direction from the display area to the non-display area;

wherein an orthographic projection of the boundary of the first organic insulation layer on the base substrate is on a side of a last layer of blocking dam facing the display area.

17 . The display substrate according to claim 1 , wherein a thickness of the first organic insulation layer is in a range of 1 μm to 2 μm, and a thickness of the first inorganic insulation layer is in a range of 50 nm to 150 nm.

18 . The display substrate according to claim 2 , wherein a thickness of the first organic insulation layer is in a range of 1 μm to 2 μm, and a thickness of the first inorganic insulation layer is in a range of 50 nm to 150 nm.

19 . The display substrate according to claim 3 , wherein a thickness of the first organic insulation layer is in a range of 1 μm to 2 μm, and a thickness of the first inorganic insulation layer is in a range of 50 nm to 150 nm.

Assignments (2)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Sep 11, 2025
From: BOE TECHNOLOGY GROUP CO., LTD.
To: BEIJING BOE TECHNOLOGY DEVELOPMENT CO., LTD.
Reel/Frame 072855/0052 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Sep 22, 2022
From: MENG, QIUHUA; TIAN, XUEYAN; ZUO, YUEPING
To: BOE TECHNOLOGY GROUP CO., LTD.
Reel/Frame 061187/0632 →
Priority Claims (1)
CN 202010217464.3 · Mar 25, 2020 · national
Continuity (1)
Related Publication 20240215393A1 · Jun 27, 2024
References Cited (14)
US 20160118420A1 · Yang · 2016 [cited by examiner]
US 20170033312A1 · Kim et al. · 2017 [cited by applicant]
US 20170069701A1 · Cai · 2017 [cited by applicant]
US 20190229289A1 · Kim et al. · 2019 [cited by applicant]
US 20200403171A1 · Park · 2020 [cited by examiner]
US 20210066650A1 · Yu et al. · 2021 [cited by applicant]
US 20230292577A1 · Meng · 2023 [cited by examiner]
CN 104795403A · 2015 [cited by applicant]
CN 105552083A · 2016 [cited by applicant]
CN 207833884U · 2018 [cited by applicant]
CN 110400891A · 2019 [cited by applicant]
CN 111384069A · 2020 [cited by applicant]
CN202010217464.3 first office action. [cited by applicant]
PCT/CN2021/074947 international search report. [cited by applicant]
Cited By (1)
US 12,610,717