IP Library Granted Patent US 12,588,324
Granted Patent B2
US 12,588,324 · App. 17/931,583 · Granted Mar 24, 2026

Package structure and forming method thereof

Inventors: Kang-Hung Liu (Hsinchu, TW); Chih-Hao Lin (Hsinchu, TW); Shiou-Yi Kuo (Hsinchu, TW)
Assignee: LEXTAR ELECTRONICS CORPORATION
H10H20/831H01L24/29H01L24/32H01L25/13H01L25/167H10H20/018H10H20/84H10H20/853H01L2224/2919H01L2224/32145H01L2224/32225H10H20/032H10H20/034H10H20/0362
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,588,324
App. No.
17/931,583
Granted
Mar 24, 2026
Kind
B2
Abstract

A package structure is provided. The package structure has a light-emitting region and a non-light-emitting region that is adjacent to the light-emitting region, and includes a substrate, a first light-emitting layer, a second light-emitting layer and a third light-emitting layer. The first light-emitting layer, the second light-emitting layer and the third light-emitting layer are sequentially stacked on the substrate. Each of the first light-emitting layer, the second light-emitting layer and the third light-emitting layer includes a transparent adhesive layer disposed in the light-emitting region, a light-emitting diode (LED) chip disposed on the transparent adhesive layer, a redistribution layer formed on the LED chip and extending from the light-emitting region to the non-light-emitting region, and a planarization layer disposed on the LED chip and the redistribution layer.

Claims (99)

1 . A package structure having a light-emitting region and a non-light-emitting region adjacent to the light-emitting region, comprising:

a substrate; and

a first light-emitting layer, a second light-emitting layer, and a third light-emitting layer sequentially stacked above the substrate;

wherein each of the first light-emitting layer, the second light-emitting layer, and the third light-emitting layer comprises:

a transparent adhesive layer disposed in the light-emitting region;

a light-emitting diode (LED) chip disposed on the transparent adhesive layer;

a first redistribution layer and a second redistribution layer formed on the LED chip, wherein the first redistribution layer and the second redistribution layer extend from the light-emitting region to the non-light-emitting region; and

a planarization layer disposed on the LED chip and the first redistribution layer and the second redistribution layer;

wherein, in a top view, the package structure has a rectangle shape with a first side, a second side, a third side, and a fourth side different from each other;

wherein the second redistribution layer of the first light-emitting layer extends toward the first side, the second redistribution layer of the second light-emitting layer extends toward the second side, and the second redistribution layer of the third light-emitting layer extends toward the third side.

2 . The package structure as claimed in claim 1 , wherein the substrate is a backplane or an interposer substrate.

3 . The package structure as claimed in claim 1 , wherein the substrate is a transparent substrate.

4 . The package structure as claimed in claim 1 , wherein the LED chip of each of the first light-emitting layer, the second light-emitting layer, and the third light-emitting layer comprises at least one tethered structure on an outer edge of each LED chip.

5 . The package structure as claimed in claim 1 , wherein projection planes of the LED chips of the first light-emitting layer, the second light-emitting layer, and the third light-emitting layer on the substrate at least partially overlap.

6 . The package structure as claimed in claim 1 , wherein:

the LED chip of the first light-emitting layer emits light with a first wavelength;

the LED chip of the second light-emitting layer emits light with a second wavelength;

the LED chip of the third light-emitting layer emits light with a third wavelength; and

the first wavelength, the second wavelength, and the third wavelength are different from one another.

7 . The package structure as claimed in claim 6 , wherein a side of the substrate on which the first light-emitting layer, the second light-emitting layer, and the third light-emitting layer are disposed defines a light-emitting side, and wherein the first wavelength is greater than the second wavelength and the second wavelength is greater than the third wavelength.

8 . The package structure as claimed in claim 6 , wherein a side of the substrate on which the first light-emitting layer, the second light-emitting layer, and the third light-emitting layer are not disposed defines a light-emitting side, and wherein the third wavelength is greater than the second wavelength and the second wavelength is greater than the first wavelength.

9 . The package structure as claimed in claim 1 , further comprising a first electrode, a second electrode, a third electrode, and a common electrode, wherein the first electrode, the second electrode, the third electrode, and the common electrode are disposed on the substrate within the non-light-emitting region and are in physical contact with the substrate.

10 . The package structure as claimed in claim 9 , wherein:

the LED chip of the first light-emitting layer is electrically connected to the common electrode and the first electrode by the first redistribution layer and the second redistribution layer of the first light-emitting layer respectively;

the LED chip of the second light-emitting layer is electrically connected to the common electrode and the second electrode by the first redistribution layer and the second redistribution layer of the second light-emitting layer respectively; and

the LED chip of the third light-emitting layer is electrically connected to the common electrode and the third electrode by the first redistribution layer and the second redistribution layer of the third light-emitting layer.

11 . The package structure as claimed in claim 9 , wherein:

the first redistribution layer and the second redistribution layer of the second light-emitting layer are electrically connected to the common electrode and the second electrode respectively through a first via and a second via;

the first redistribution layer and the second redistribution layer of the third light-emitting layer are electrically connected to the common electrode and the third electrode through the first via and a third via, respectively;

the first via and the third via are disposed in the non-light-emitting region and extend through the planarization layers of the first light-emitting layer and the second light-emitting layer; and

the second via is disposed in the non-non-light-emitting region and extends through the planarization layer of the first light-emitting layer.

12 . The package structure as claimed in claim 11 , wherein the third via has an aspect ratio between 2:1 and 20:1.

13 . The package structure as claimed in claim 9 , wherein:

the first redistribution layer and the second redistribution layer of the second light-emitting layer are electrically connected to the common electrode and the second electrode through a first via and a second via, respectively;

the first redistribution layer and the second redistribution layer of the third light-emitting layer are electrically connected to the common electrode and the third electrode through a third via and a fourth via, respectively;

the first via and the second via are disposed in the non-light-emitting region and extend through the planarization layer of the first light-emitting layer; and

the third via and the fourth via are disposed in the non-light-emitting region and extend through the planarization layers of the first light-emitting layer and the second light-emitting layer.

14 . A package structure having a light-emitting region and a non-light-emitting region adjacent to the light-emitting region, comprising:

a substrate;

a first light-emitting unit disposed on the substrate;

a first planarization layer disposed on the first light-emitting unit;

a second light-emitting unit and a third light-emitting unit disposed on the first planarization layer and laterally separated from each other; and

a second planarization layer disposed on the second light-emitting unit and the third light-emitting unit, wherein each of the first light-emitting unit, the second light-emitting unit, and the third light-emitting unit comprises:

a transparent adhesive layer disposed in the light-emitting region;

an LED chip disposed on the transparent adhesive layer; and

a first redistribution layer and a second redistribution layer formed on the LED chip, wherein the first redistribution layer and the second redistribution layer extend from the light-emitting region to the non-light-emitting region;

wherein, in a top view, the package structure has a rectangle shape with a first side, a second side, a third side, and a fourth side different from each other;

wherein the second redistribution layer of the first light-emitting unit extends toward the first side, the second redistribution layer of the second light-emitting unit extends toward the second side, and the second redistribution layer of the third light-emitting unit extends toward the third side.

15 . The package structure as claimed in claim 14 , wherein the substrate is a backplane or an interposer substrate.

16 . The package structure as claimed in claim 14 , wherein the substrate is a transparent substrate.

17 . The package structure as claimed in claim 14 , wherein projection planes of the LED chips of the second light-emitting unit and the third light-emitting unit on the substrate at least partially overlap a projection plane of the LED chip of the first light-emitting unit on the substrate.

18 . The package structure as claimed in claim 14 , wherein:

the LED chip of the first light-emitting unit emits light with a first wavelength;

the LED chip of the second light-emitting unit emits light with a second wavelength;

the LED chip of the third light-emitting unit emits light with a third wavelength; and

the first wavelength is greater than the second wavelength and the third wavelength, and the second wavelength and the third wavelength are different.

19 . The package structure as claimed in claim 14 , further comprising a first electrode, a second electrode, a third electrode, and a common electrode, wherein the first electrode, the second electrode, the third electrode, and the common electrode are disposed on the substrate within the non-light-emitting region and are in physical contact with the substrate.

20 . The package structure as claimed in claim 19 , wherein:

the LED chip of the first light-emitting unit is electrically connected to the common electrode and the first electrode by the first redistribution layer and the second redistribution layer of the first light-emitting unit respectively;

the LED chip of the second light-emitting unit is electrically connected to the common electrode and the second electrode by the first redistribution layer and the second redistribution layer of the second light-emitting unit respectively; and

the LED chip of the third light-emitting unit is electrically connected to the common electrode and the third electrode by the first redistribution layer and the second redistribution layer of the third light-emitting unit respectively.

21 . The package structure as claimed in claim 20 , wherein:

the first redistribution layer and the second redistribution layer of the second light-emitting unit are electrically connected to the common electrode and the second electrode through a first via and a second via, respectively;

the first redistribution layer and the second redistribution layer of the third light-emitting unit are electrically connected to the common electrode and the third electrode through a third via and a fourth via, respectively; and

the first via, the second via, the third via, and the fourth via are disposed in the non-light-emitting region and extend through the first planarization layer.

22 . The package structure as claimed in claim 19 , wherein:

the first redistribution layer and the second redistribution layer of the second light-emitting unit are electrically connected to the common electrode and the second electrode through a first via and a second via, respectively;

the first redistribution layer and the second redistribution layer of the third light-emitting unit are electrically connected to the common electrode and the third electrode through the first via and a third via, respectively; and

the first via, the second via, and the third via are disposed in the non-light-emitting region and extend through the first planarization layer.

23 . The package structure as claimed in claim 1 , wherein the first redistribution layer of the first light-emitting layer extends toward the fourth side of the package structure.

24 . The package structure as claimed in claim 9 , wherein the LED chip of the first light-emitting layer is located between the first electrode and the third electrode.

25 . The package structure as claimed in claim 11 , wherein the first via and the second via are respectively located on two opposite sides of the LED chip of the second light-emitting layer.

26 . The package structure as claimed in claim 14 , wherein, in the non-light-emitting region, the first redistribution layer of the first light-emitting unit is vertically overlapped with the first redistribution layer of the second light-emitting unit.

27 . The package structure as claimed in claim 14 , wherein the first redistribution layer of the first light-emitting unit extends toward the fourth side of the package structure.

28 . The package structure as claimed in claim 14 , wherein the LED chip of the first light-emitting unit is located between the second electrode and the third electrode.

29 . The package structure as claimed in claim 21 , wherein the second via and the fourth via are respectively located on two opposite sides of the LED chip of the first light-emitting unit.

30 . The package structure as claimed in claim 21 , wherein the first via and the third via are located on a same side of the LED chip of the first light-emitting unit.

31 . A package structure having a light-emitting region and a non-light-emitting region adjacent to the light-emitting region, comprising:

a substrate;

a first light-emitting unit disposed on the substrate;

a first planarization layer disposed on the first light-emitting unit; and

a second light-emitting unit, a third light-emitting unit, and a second planarization layer disposed between the first light-emitting unit and the substrate, wherein the second light-emitting unit and the third light-emitting unit are laterally separated from each other; and the second planarization layer covers the second light-emitting unit and the third light-emitting unit;

wherein each of the first light-emitting unit, the second light-emitting unit, and the third light-emitting unit comprises:

a transparent adhesive layer disposed in the light-emitting region;

an LED chip disposed on the transparent adhesive layer; and

a first redistribution layer and a second redistribution layer formed on the LED chip, wherein the first redistribution layer and the second redistribution layer extend from the light-emitting region to the non-light-emitting region;

wherein, in a top view, the package structure has a rectangle shape with a first side, a second side, a third side, and a fourth side different from each other;

wherein the second redistribution layer of the first light-emitting unit extends toward the first side, the second redistribution layer of the second light-emitting unit extends toward the second side, and the second redistribution layer of the third light-emitting unit extends toward the third side.

32 . The package structure as claimed in claim 31 , wherein the first redistribution layer of the first light-emitting unit extends toward the fourth side of the package structure.

33 . The package structure as claimed in claim 31 , wherein projection planes of the LED chips of the second light-emitting unit and the third light-emitting unit on the substrate at least partially overlap a projection plane of the LED chip of the first light-emitting unit on the substrate.

34 . The package structure as claimed in claim 31 , wherein:

the LED chip of the first light-emitting unit emits light with a first wavelength;

the LED chip of the second light-emitting unit emits light with a second wavelength different from the first wavelength; and

the LED chip of the third light-emitting unit emits light with a third wavelength different from the first wavelength and the second wavelength.

35 . The package structure as claimed in claim 31 , further comprising a first electrode, a second electrode, a third electrode, and a common electrode, wherein the first electrode, the second electrode, the third electrode, and the common electrode are disposed on the substrate within the non-light-emitting region.

36 . The package structure as claimed in claim 35 , wherein:

the LED chip of the first light-emitting unit is electrically connected to the common electrode and the first electrode by the first redistribution layer and the second redistribution layer of the first light-emitting unit respectively;

the LED chip of the second light-emitting unit is electrically connected to the common electrode and the second electrode by the first redistribution layer and the second redistribution layer of the second light-emitting unit respectively; and

the LED chip of the third light-emitting unit is electrically connected to the common electrode and the third electrode by the first redistribution layer and the second redistribution layer of the third light-emitting unit respectively.

Assignments (2)
MERGER Recorded Apr 24, 2026
From: LEXTAR ELECTRONICS CORPORATION
To: ENNOSTAR CORPORATION
Reel/Frame 075474/0626 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Sep 13, 2022
From: LIU, KANG-HUNG; LIN, CHIH-HAO; KUO, SHIOU-YI
To: LEXTAR ELECTRONICS CORPORATION
Reel/Frame 061073/0378 →
Priority Claims (1)
TW 110142699 · Nov 17, 2021 · national
Continuity (1)
Related Publication 20230155062A1 · May 18, 2023
References Cited (38)
US 7982228B2 · Choi et al. · 2011 [cited by applicant]
US 8227927B2 · Chen et al. · 2012 [cited by applicant]
US 9761510B2 · Liu · 2017 [cited by applicant]
US 10937924B2 · Zou · 2021 [cited by examiner]
US 11322488B2 · Chang · 2022 [cited by examiner]
US 11552061B2 · Chae et al. · 2023 [cited by applicant]
US 12074151B2 · Xu · 2024 [cited by examiner]
US 12310159B2 · Chen · 2025 [cited by examiner]
US 20030213967A1 · Forrest · 2003 [cited by examiner]
US 20050093427A1 · Wang et al. · 2005 [cited by applicant]
US 20050140278A1 · Kato · 2005 [cited by examiner]
US 20070170444A1 · Cao · 2007 [cited by examiner]
US 20080068315A1 · Kurosaki · 2008 [cited by examiner]
US 20090078955A1 · Fan et al. · 2009 [cited by applicant]
US 20100051975A1 · Suzuki · 2010 [cited by examiner]
US 20150333096A1 · Dohi et al. · 2015 [cited by applicant]
US 20170104035A1 · Lee · 2017 [cited by examiner]
US 20170288093A1 · Cha · 2017 [cited by examiner]
US 20180042110A1 · Cok · 2018 [cited by applicant]
US 20190081210A1 · Kuo et al. · 2019 [cited by applicant]
US 20190165037A1 · Chae · 2019 [cited by examiner]
US 20190165207A1 · Kim et al. · 2019 [cited by applicant]
US 20190189681A1 · Chae et al. · 2019 [cited by applicant]
US 20190198565A1 · Lee et al. · 2019 [cited by applicant]
US 20200258872A1 · Lee · 2020 [cited by examiner]
US 20210384181A1 · Xu · 2021 [cited by examiner]
US 20220005792A1 · Chae · 2022 [cited by examiner]
CN 110783366A · 2020 [cited by applicant]
JP H0870140A · 1996 [cited by applicant]
JP 2005142556A · 2005 [cited by applicant]
JP 2011159671A · 2011 [cited by applicant]
JP 2021508840A · 2021 [cited by applicant]
KR 20190061227A · 2019 [cited by applicant]
TW 201114009A · 2011 [cited by applicant]
TW 201543636A · 2015 [cited by applicant]
JP Office Action dated Sep. 12, 2023 in Japanese application No. 2022-164386. [cited by applicant]
English (machine) translation of JP Office Action dated Sep. 12, 2023 in Japanese application No. 2022-164386. [cited by applicant]
Chinese language office action dated Jan. 11, 2022, issued in application No. TW 110142699. [cited by applicant]