IP Library Granted Patent US 12,021,620
Granted Patent B2
US 12,021,620 · App. 17/944,838 · Granted Jun 25, 2024

Cyclic redundancy check design for common and private transport blocks in rate splitting transmissions

Inventors: Ahmed Attia Abotabl (San Diego, CA); Ahmed Elshafie (San Diego, CA); Marwen Zorgui (San Diego, CA); Ahmed Abdelaziz Ibrahim Abdelaziz Zewail (San Diego, CA); Wanshi Chen (San Diego, CA)
Assignee: QUALCOMM Incorporated
H04L1/0061H03M13/1111H03M13/611H04L1/0067
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,021,620
App. No.
17/944,838
Granted
Jun 25, 2024
Kind
B2
Abstract

Methods, systems, and devices for wireless communication are described. A device may perform rate splitting on a first message for a first user equipment (UE) and a second message for a second UE, the first message comprising a first private portion and a first common portion, and the second message comprising a second private portion and a second common portion. The device may combine the first common portion and the second common portion into a third common portion. The device may generate cyclic redundancy check (CRC) parity bits associated with at least one of the first private portion and the third common portion and attach the generated CRC parity bits to one or more blocks associated with the transmission. The device may transmit the first private portion and the third common portion to the first UE, and the second private portion and the third common portion to the second UE.

Claims (91)

1. A method for wireless communications by a device, comprising:

concatenating a first common portion of a first message for a first user equipment (UE) and a second common portion of a second message for a second UE to obtain a third common portion for the first UE and the second UE;

generating cyclic redundancy check parity bits associated with at least one of a first private portion of the first message for the first UE, a second private portion of the second message for the second UE, and the third common portion;

attaching, based at least in part on the generating, the cyclic redundancy check parity bits to at least one code block associated with the first message, at least one transport block associated with the first message, or both;

transmitting, based at least in part on the concatenating, the first message comprising the cyclic redundancy check parity bits via the at least one code block, the at least one transport block or both, the first message indicating the first private portion and the third common portion to the first UE; and

transmitting, based at least in part on the concatenating, the second message to the second UE, the second message indicating the second private portion and the third common portion to the second UE.

2. The method of claim 1 , wherein the generating comprises:

generating a first set of cyclic redundancy check parity bits for the at least one code block, wherein the at least one code block is associated with at least one of the first private portion and the third common portion; and

generating a second set of cyclic redundancy check parity bits for the at least one transport block, wherein the at least one transport block is associated with at least one of the first private portion and the third common portion.

3. The method of claim 2 , wherein attaching the cyclic redundancy check parity bits further comprises:

attaching the first set of cyclic redundancy check parity bits to the at least one code block and the second set of cyclic redundancy check parity bits to the at least one transport block, wherein transmitting the first message is based at least in part on attaching the first set of cyclic redundancy check parity bits.

4. The method of claim 2 , wherein attaching the cyclic redundancy check parity bits further comprises:

attaching the first set of cyclic redundancy check parity bits to at least one first code block associated with the first private portion and to at least one second code block associated with the third common portion;

attaching the second set of cyclic redundancy check parity bits to at least one first transport block associated with the first private portion and to at least one second transport block associated with the third common portion; and

attaching a third set of cyclic redundancy check parity bits to a block associated with the first private portion and the third common portion, wherein transmitting the first message and transmitting the second message are based at least in part on attaching the first set of cyclic redundancy check parity bits, attaching the second set of cyclic redundancy check parity bits, and attaching the third set of cyclic redundancy check parity bits.

5. The method of claim 2 , wherein attaching the cyclic redundancy check parity bits further comprises:

attaching the first set of cyclic redundancy check parity bits to at least one first code block associated with the first private portion and to at least one second code block associated with the third common portion; and

attaching the second set of cyclic redundancy check parity bits to the at least one transport block associated with the first private portion or the third common portion, wherein transmitting the first message and transmitting the second message are based at least in part on attaching the first set of cyclic redundancy check parity bits and attaching the second set of cyclic redundancy check parity bits.

6. The method of claim 1 , further comprising:

encoding the first private portion, the second private portion, and the third common portion, wherein the generating is based at least in part on the encoding.

7. The method of claim 1 , wherein the generating comprises:

generating a set of cyclic redundancy check parity bits associated with the first private portion and the third common portion.

8. The method of claim 7 , wherein attaching the cyclic redundancy check parity bits further comprises:

attaching the set of cyclic redundancy check parity bits to the at least one transport block or the at least one code block, the at least one transport block or the at least one code block corresponding to the third common portion, wherein transmitting the first message and transmitting the second message are based at least in part on attaching the set of cyclic redundancy check parity bits.

9. The method of claim 7 , wherein attaching the cyclic redundancy check parity bits further comprises:

attaching the set of cyclic redundancy check parity bits to the at least one transport block or the at least one code block, the at least one transport block or the at least one code block corresponding to the first private portion, wherein transmitting the first message and transmitting the second message are based at least in part on attaching the set of cyclic redundancy check parity bits.

10. The method of claim 7 , wherein attaching the cyclic redundancy check parity bits further comprises:

attaching a first subset of the set of cyclic redundancy check parity bits to a transport block or a code block corresponding to the first private portion; and

attaching a second subset of the set of cyclic redundancy check parity bits to a transport block or a code block corresponding to the third common portion, wherein the set of cyclic redundancy check parity bits comprises the first subset and the second subset, and wherein the first message and transmitting the second message are based at least in part on the attaching the second subset of the set of cyclic redundancy check parity bits.

11. The method of claim 1 , wherein the generating comprises:

generating a first set of cyclic redundancy check parity bits for a first transport block associated with the first private portion based at least in part on the first private portion and the third common portion; and

generating a second set of cyclic redundancy check parity bits for a second transport block associated with the second private portion based at least in part on the second private portion and the third common portion, the at least one transport block comprising the first transport block and the second transport block.

12. The method of claim 11 , wherein attaching the cyclic redundancy check parity bits further comprises:

attaching the first set of cyclic redundancy check parity bits to the first transport block associated with the first private portion; and

attaching the second set of cyclic redundancy check parity bits to the second transport block associated with the second private portion, wherein transmitting the first message and transmitting the second message are based at least in part on attaching the first set of cyclic redundancy check parity bits and attaching the second set of cyclic redundancy check parity bits.

13. The method of claim 1 , wherein:

generating the cyclic redundancy check parity bits is based at least in part on a first set of one or more polynomials associated with rate splitting transmissions, and

the first set of one or more polynomials is different from a second set of one or more polynomials associated with non-rate splitting transmissions.

14. A device for wireless communications, comprising:

a processor;

memory coupled with the processor; and

instructions stored in the memory and executable by the processor to cause the device to:

concatenate first common portion of a first message for a first user equipment (UE), and a second common portion of a second message for a second UE to obtain, a third common portion for the first UE and the second UE;

generate cyclic redundancy check parity bits associated with at least one of a first private portion of the first message for the first UE, a second private portion of the second message for the second UE, and the third common portion;

attach, based at least in part on the generating, the cyclic redundancy check parity bits to at least one code block associated with the first message, at least one transport block associated with the first message, or both;

transmit, based at least in part on the concatenating generating, the first message comprising the cyclic redundancy check parity bits via the at least one code block, the at least one transport block or both, the first message indicating the first private portion and the third common portion to the first UE; and

transmit, based at least in part on the concatenating, the second message to the second UE, the second message indicating the second private portion and the third common portion to the second UE.

15. The device of claim 14 , wherein the instructions to generating are executable by the processor to cause the device to:

generate a first set of cyclic redundancy check parity bits for the at least one code block, wherein the at least one code block is associated with at least one of the first private portion and the third common portion; and

generate a second set of cyclic redundancy check parity bits for the at least one transport block, wherein the at least one transport block is associated with at least one of the first private portion and the third common portion.

16. The device of claim 15 , wherein, to attach the cyclic redundancy check parity bits, the instructions are further executable by the processor to cause the device to:

attach the first set of cyclic redundancy check parity bits to the at least one code block and the second set of cyclic redundancy check parity bits to the at least one transport block, wherein transmitting the first message is based at least in part on attaching the first set of cyclic redundancy check parity bits.

17. The device of claim 15 , wherein, to attach the cyclic redundancy check parity bits, the instructions are further executable by the processor to cause the device to:

attach the first set of cyclic redundancy check parity bits to at least one first code block associated with the first private portion and to at least one second code block associated with the third common portion;

attach the second set of cyclic redundancy check parity bits to at least one first transport block associated with the first private portion and to at least one second transport block associated with the third common portion; and

attach a third set of cyclic redundancy check parity bits to a block associated with the first private portion and the third common portion, wherein transmitting the first message and transmitting the second message are based at least in part on attaching the first set of cyclic redundancy check parity bits, attaching the second set of cyclic redundancy check parity bits, and attaching the third set of cyclic redundancy check parity bits.

18. The device of claim 15 , wherein, to attach the cyclic redundancy check parity bits, the instructions are further executable by the processor to cause the device to:

attach the first set of cyclic redundancy check parity bits to at least one first code block associated with the first private portion and to at least one second code block associated with the third common portion; and

attach the second set of cyclic redundancy check parity bits to the at least one transport block associated with the first private portion or the third common portion, wherein transmitting the first message and transmitting the second message are based at least in part on attaching the first set of cyclic redundancy check parity bits and attaching the second set of cyclic redundancy check parity bits.

19. The device of claim 14 , wherein the instructions are further executable by the processor to cause the device to:

encode the first private portion, the second private portion, and the third common portion, wherein the generating is based at least in part on the encoding.

20. The device of claim 14 , wherein the generating comprises:

generate a set of cyclic redundancy check parity bits associated with the first private portion and the third common portion.

21. The device of claim 20 , wherein, to attach the cyclic redundancy check parity bits, the instructions are further executable by the processor to cause the device to:

attach the set of cyclic redundancy check parity bits to the at least one transport block or the at least one code block, the at least one transport block or the at least one code block corresponding to the third common portion, wherein transmitting the first message and transmitting the second message are based at least in part on attaching the set of cyclic redundancy check parity bits.

22. The device of claim 20 , wherein, to attach the cyclic redundancy check parity bits, the instructions are further executable by the processor to cause the device to:

attach the set of cyclic redundancy check parity bits to the at least one transport block or the at least one code block, the at least one transport block or the at least one code block corresponding to the first private portion, wherein transmitting the first message and transmitting the second message are based at least in part on attaching the set of cyclic redundancy check parity bits.

23. The device of claim 20 , wherein, to attach the cyclic redundancy check parity bits, the instructions are further executable by the processor to cause the device to:

attach a first subset of the set of cyclic redundancy check parity bits to a transport block or a code block corresponding to the first private portion; and

attach a second subset of the set of cyclic redundancy check parity bits to a transport block or a code block corresponding to the third common portion, wherein the set of cyclic redundancy check parity bits comprises the first subset and the second subset, and wherein the first message and transmitting the second message are based at least in part on the attaching the second subset of the set of cyclic redundancy check parity bits.

24. The device of claim 14 , wherein the generating comprises:

generate a first set of cyclic redundancy check parity bits for a first transport block associated with the first private portion based at least in part on the first private portion and the third common portion; and

generate a second set of cyclic redundancy check parity bits for a second transport block associated with the second private portion based at least in part on the second private portion and the third common portion, the at least one transport block comprising the first transport block and the second transport block.

25. The device of claim 24 , wherein, to attach the cyclic redundancy check parity bits, the instructions are further executable by the processor to cause the device to:

attach the first set of cyclic redundancy check parity bits to the first transport block associated with the first private portion; and

attach the second set of cyclic redundancy check parity bits to the second transport block associated with the second private portion, wherein transmitting the first message and transmitting the second message are based at least in part on attaching the first set of cyclic redundancy check parity bits and attaching the second set of cyclic redundancy check parity bits.

26. The device of claim 14 , wherein:

generating the cyclic redundancy check parity bits is based at least in part on a first set of one or more polynomials associated with rate splitting transmissions, and

the first set of one or more polynomials is different from a second set of one or more polynomials associated with non-rate splitting transmissions.

27. A device for wireless communications, comprising:

means for concatenating a first common portion of a first message for a first user equipment (UE), and a second common portion of a second message for a second UE to obtain a third common portion for the first UE and the second UE;

means for generating cyclic redundancy check parity bits associated with at least one of a first private portion of the first message for the first UE, a second private portion of the second message for the second UE, and the third common portion;

means for attaching, based at least in part on the generating, the cyclic redundancy check parity bits to at least one code block associated with the first message, at least one transport block associated with the first message, or both;

means for transmitting, based at least in part on the concatenating, the first message comprising the cyclic redundancy check parity bits via the at least one code block, the at least one transport block or both, the first message indicating the first private portion and the third common portion to the first UE; and

means for transmitting, based at least in part on the concatenating, the second message to the second UE, the second message indicating the second private portion and the third common portion to the second UE.

28. A non-transitory computer-readable medium storing code for wireless communication, the code comprising instructions executable by one or more processors to:

concatenate a first common portion of a first message for a first user equipment (UE), and a second common portion of a second message for a second UE to obtain, a third common portion for the first UE and the second UE;

generate cyclic redundancy check parity bits associated with at least one of a first private portion of the first message for the first UE, a second private portion of the second message for the second UE, and the third common portion;

attach, based at least in part on the generating, the cyclic redundancy check parity bits to at least one code block associated with the first message, at least one transport block associated with the first message, or both;

transmit, based at least in part on the concatenating, the first message comprising the cyclic redundancy check parity bits via the at least one code block, the at least one transport block or both, the first message indicating the first private portion and the third common portion to the first UE; and

transmit, based at least in part on the concatenating, the second message to the second UE, the second message indicating the second private portion and the third common portion to the second UE.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Oct 11, 2022
From: ABOTABL, AHMED ATTIA; ELSHAFIE, AHMED; ZORGUI, MARWEN; ZEWAIL, AHMED ABDELAZIZ IBRAHIM ABDELAZIZ; CHEN, WANSHI
To: QUALCOMM INCORPORATED
Reel/Frame 061382/0856 →
Continuity (1)
Related Publication 20240089029A1 · Mar 14, 2024