IP Library Granted Patent US 12,588,136
Granted Patent B2
US 12,588,136 · App. 17/946,794 · Granted Mar 24, 2026

Printed circuit board comprising ground wire

Inventor: Eunseok Hong (Suwon-si, KR)
Assignee: SAMSUNG ELECTRONICS CO., LTD.
H05K1/0219H05K1/028H05K1/115H05K2201/10098
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,588,136
App. No.
17/946,794
Granted
Mar 24, 2026
Kind
B2
Abstract

A printed circuit board includes: a first layer including a first ground including a first opening, wherein a first ground wire is within the first opening; a second layer disposed in a direction from the first layer and including a second ground including a second opening, wherein the second opening at least partially overlaps with the first opening and wherein a second ground wire is within the second opening; a third layer between the first layer and the second layer and including a third opening, wherein the third opening at least partially overlaps with the first opening and wherein a first via pad is within the third opening; and a fourth layer between the second layer and the third layer and including a fourth opening, wherein the fourth opening at least partially overlaps with the third opening and wherein a second via pad is within the fourth opening.

Claims (57)

1 . A printed circuit board comprising:

a first layer comprising a first ground including a first opening and a first ground wire within the first opening;

a second layer disposed in a direction from the first layer and comprising a second ground including a second opening and a second ground wire within the second opening, wherein the second opening at least partially overlaps with the first opening;

a third layer between the first layer and the second layer and including a third opening, a first via pad within the third opening, and a first wire line extending from the first via pad, wherein the third opening at least partially overlaps with the first opening;

a fourth layer between the second layer and the third layer and including a fourth opening, a second via pad within the fourth opening, and a second wire line extending from the second via pad, wherein the fourth opening at least partially overlaps with the third opening; and

a via at least partially surrounded by the first via pad and the second via pad,

wherein at least a portion of the first via pad and a least a portion of the first wire line are in a same first horizontal plane and extend along the same first horizontal plane,

wherein at least a portion of the second via pad and at least a portion of the second wire line are in a same second horizontal plane and extend along the same second horizontal plane,

wherein the first ground wire at least partially overlaps with the first via pad and the first wire line, and extends along the first wire line, and

wherein the second ground wire at least partially overlaps with the second via pad and the second wire line, and extends along the second wire line.

2 . The printed circuit board of claim 1 , wherein the first layer, the third layer, the fourth layer, and the second layer are sequentially stacked in the direction, and

wherein the first ground wire extends along the first wire line, and the second ground wire extends along the second ground wire.

3 . The printed circuit board of claim 1 , wherein, when the printed circuit board is seen in the direction, the first ground wire at least partially overlaps with the second wire line, and a width of the first ground wire is smaller than a width of the second wire line.

4 . The printed circuit board of claim 3 , wherein the first ground wire comprises a (1-1)th ground wire and a (1-2)th ground wire crossing the (1-1)th ground wire, and

the second ground wire comprises a (2-1)th ground wire and a (2-2)th ground wire crossing the (2-1)th ground wire.

5 . The printed circuit board of claim 4 , wherein the first ground wire comprises a first central area in which the (1-1)th ground wire and the (1-2)th ground wire overlap, and

at least a part of the first central area overlaps with at least a part of the via in the direction.

6 . The printed circuit board of claim 1 , wherein a width of the first ground wire is smaller than a width of the first via pad, and

a width of the second ground wire is smaller than a width of the second via pad.

7 . The printed circuit board of claim 1 , further comprising:

a first connection member connected to an antenna module; and

a second connection member connected to a communication module,

wherein the via is configured to transmit a signal between the antenna module and the communication module.

8 . The printed circuit board of claim 1 , further comprising:

a first substrate that is flexible; and

a second substrate connected to the first substrate, wherein the first ground wire, the second ground wire, the first via pad, the second via pad, and the via are positioned at the second substrate.

9 . The printed circuit board of claim 1 , wherein the first ground wire at least partially overlaps with the second ground wire in the direction.

10 . The printed circuit board of claim 1 , wherein the first ground wire comprises a first ground shielding corresponding to the first via pad,

the second ground wire comprises a second ground shielding corresponding to the second via pad, and

the first ground shielding and the second ground shielding at least partially overlap in the direction.

11 . The printed circuit board of claim 1 , further comprising a ground via extending through the first layer, the second layer, the third layer, and the fourth layer,

wherein the first ground wire and the second ground wire are electrically connected through the ground via.

12 . An electronic device comprising:

the printed circuit board of claim 1 ;

a display; and

a battery configured to supply power to the display.

13 . The printed circuit board of claim 1 , wherein an extension direction of the first ground wire or the second ground wire is 90 degrees with respect to an extension direction of the first wire line or the second wire line.

14 . The printed circuit board of claim 1 , wherein an extension direction of the first ground wire or the second ground wire is 45 degrees with respect to an extension direction of the first wire line or the second wire line.

15 . The printed circuit board of claim 4 , wherein

an extension direction of the (1-1)th ground wire is 135 to 180 degrees with respect to an extension direction of (1-2)th ground wire,

the extension direction of the (1-1)th ground wire is the same as an extension direction of the first wire line, and the (1-1)th ground wire overlaps with the first wire line, and

the extension direction of the (1-2)th ground wire is the same as an extension direction of the second wire line, and the (1-2)th ground wire overlaps with the second wire line.

16 . The printed circuit board of claim 1 , further comprising:

a first insulating layer between the first layer and the third layer, wherein the first insulating layer has a thickness that is greater than a width of the first ground wire.

17 . The printed circuit board of claim 16 , further comprising:

a second insulating layer between the fourth layer and the second layer, wherein the second insulating layer has a thickness that is greater than the thickness of the first insulating layer.

18 . The printed circuit board of claim 1 , wherein the first layer, the fourth layer, the third layer, and the second layer are sequentially stacked in the direction,

wherein, when the printed circuit board is seen in the direction:

the first ground wire and the second ground wire at least partially overlap with the via,

the first opening, the second opening, the third opening, and the fourth opening at least partially overlap with each other,

the first ground wire at least partially overlaps with the first via pad and the first wire line, and extends along the first wire line, and

the second ground wire at least partially overlaps with the second via pad and the second wire line, and extends along the second ground wire.

19 . The printed circuit board of claim 8 , further comprising:

a first insulating layer between the first layer and the third layer, wherein the first ground wire and the first via pad are spaced apart from each other by a first thickness of the first insulating layer;

a second insulating layer between the third layer and the fourth layer, wherein the first via pad and the second via pad are spaced apart from each other by a second thickness of the second insulating layer; and

a third insulating layer between the fourth layer and the second layer, wherein the second ground wire and the second via pad are spaced apart from each other by a third thickness of the third insulating layer greater than the first thickness,

wherein a total number of conductive layers of the second substrate is greater than a total number of conductive layers of the first substrate.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Sep 16, 2022
From: HONG, EUNSEOK
To: SAMSUNG ELECTRONICS CO., LTD.
Reel/Frame 061125/0684 →
Priority Claims (1)
KR 10-2020-0033497 · Mar 18, 2020 · national
Continuity (2)
Continuation PCTKR2021002283 · Feb 24, 2021
Related Publication 20230009036A1 · Jan 12, 2023
References Cited (47)
US 5712607A · Dittmer · 1998 [cited by examiner]
US 5830301A · Sturzebecher · 1998 [cited by examiner]
US 6518844B1 · Sherman · 2003 [cited by examiner]
US 6523252B1 · Lipponen · 2003 [cited by examiner]
US 6535088B1 · Sherman · 2003 [cited by examiner]
US 6977745B2 · Sharma · 2005 [cited by examiner]
US 8164005B2 · Yamashita · 2012 [cited by examiner]
US 11564316B2 · Zamarron · 2023 [cited by examiner]
US 20010040051A1 · Lipponen · 2001 [cited by examiner]
US 20010040490A1 · Tanaka · 2001 [cited by examiner]
US 20020034839A1 · Iwaki et al. · 2002 [cited by applicant]
US 20020044098A1 · Von Stein · 2002 [cited by examiner]
US 20020130737A1 · Hreish et al. · 2002 [cited by applicant]
US 20030133279A1 · Shirasaki · 2003 [cited by applicant]
US 20050011676A1 · Barr et al. · 2005 [cited by applicant]
US 20050098348A1 · Okumichi · 2005 [cited by examiner]
US 20060091545A1 · Casher et al. · 2006 [cited by applicant]
US 20090122498A1 · Lan et al. · 2009 [cited by applicant]
US 20100065321A1 · Kashiwakura · 2010 [cited by applicant]
US 20100182105A1 · Hein et al. · 2010 [cited by applicant]
US 20120048599A1 · Lin · 2012 [cited by applicant]
US 20120175782A1 · Im et al. · 2012 [cited by applicant]
US 20140077896A1 · Lee · 2014 [cited by examiner]
US 20140099123A1 · Kang et al. · 2014 [cited by applicant]
US 20140102778A1 · Shiozaki · 2014 [cited by examiner]
US 20150091675A1 · Kato · 2015 [cited by examiner]
US 20150214142A1 · Kariyazaki · 2015 [cited by examiner]
US 20150327359A1 · Tuominen · 2015 [cited by examiner]
US 20170150594A1 · Jones · 2017 [cited by examiner]
US 20180027647A1 · Rengarajan et al. · 2018 [cited by applicant]
US 20180206331A1 · Kim · 2018 [cited by examiner]
US 20190053379A1 · Kim · 2019 [cited by examiner]
US 20200194378A1 · Tang · 2020 [cited by examiner]
US 20200259234A1 · Watanabe · 2020 [cited by examiner]
CN 101095381A · 2007 [cited by applicant]
JP 201073891A · 2010 [cited by applicant]
KR 1020120080923A · 2012 [cited by applicant]
KR 101365281B1 · 2014 [cited by applicant]
KR 1020190064877A · 2019 [cited by applicant]
WO 2013099286A1 · 2013 [cited by applicant]
WO 2013190859A1 · 2013 [cited by applicant]
Communication issued on Sep. 25, 2023 by the European Patent Office for European Patent Application No. 21771648.9. [cited by applicant]
Search Report (PCT/ISA/210) issued Jun. 10, 2021 by the International Searching Authority for International Application No. PCT/KR2021/002283. [cited by applicant]
Written Opinion (PCT/ISA/237) issued Jun. 10, 2021 by the International Searching Authority for International Application No. PCT/KR2021/002283. [cited by applicant]
Communication issued Dec. 30, 2024 from the Korean Intellectual Property Office for Korean Patent Application No. 10-2020-0033497. [cited by applicant]
Communication issued Feb. 19, 2025 from the China National Intellectual Property Administration for Chinese Patent Application No. 202180022341.7. [cited by applicant]
Second Office Action issued on Aug. 20, 2025 by the Chinese Patent Office in corresponding CN Patent Application No. 202180022341.7. [cited by applicant]