IP Library Granted Patent US 12,541,222
Granted Patent B2
US 12,541,222 · App. 17/957,669 · Granted Feb 3, 2026

Clock calibration method and apparatus

Inventors: Chao Li (Chengdu, CN); Xingxin Zhang (Chengdu, CN); Pengxin Bao (Chengdu, CN); Xuehuan Wang (Chengdu, CN)
Assignee: SHENZHEN YINWANG INTELLIGENT TECHNOLOGIES CO., LTD.
G06F1/12G06F1/08
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,541,222
App. No.
17/957,669
Granted
Feb 3, 2026
Kind
B2
Abstract

A clock calibration method and apparatus is provided, where the method includes a terminal device uses first timing information, adjusts second timing information of the terminal device based on reference timing information, and when determining that a first condition is met, switches from using the first timing information to using the second timing information. The first timing information is primary timing information, the second timing information is standby timing information, and the first condition includes that: the first timing information is different from the reference timing information, and the second timing information is the same as the reference timing information; or the first timing information is different from the second timing information; or the first timing information is different from the reference timing information.

Claims (46)

1 . A clock calibration method, comprising:

using, by a terminal device, first timing information as primary timing information in a branch clock node of the terminal device, wherein the first timing information is of a first clock node of the terminal device;

receiving, by the terminal device, reference timing information from a secondary device;

adjusting, by the terminal device and based on the reference timing information, second timing information as standby timing information, wherein the second timing information is of a second clock node of the terminal device;

switching, by the terminal device when determining that a first condition is met, from using the first timing information as the primary timing information to using the second timing information as the primary timing information in the branch clock node, wherein the first condition comprises the first timing information being different from the reference timing information, and the second timing information being the same as the reference timing information; and

adjusting, by the terminal device after switching from using the first timing information to using the second timing information as the primary timing information, the first timing information to be the same as the reference timing information,

wherein the first timing information and the second timing information are not adjusted, based on the reference timing information, when used as the primary timing information.

2 . The clock calibration method of claim 1 , wherein the reference timing information comprises at least one of a reference clock frequency or a reference time.

3 . The clock calibration method of claim 2 , wherein the first timing information being different from the reference timing information comprises at least one of: a clock frequency of the first timing information being different from the reference clock frequency, or a time of the first timing information being different from the reference time.

4 . The clock calibration method of claim 1 , further comprising setting, by the terminal device after adjusting the first timing information to be the same as the reference timing information, the first timing information as the standby timing information.

5 . The clock calibration method of claim 1 , further comprising setting, by the terminal device after adjusting the first timing information to be the same as the reference timing information, the first timing information as the primary timing information.

6 . The clock calibration method of claim 1 , wherein before switching from using the first timing information to using the second timing information, the clock calibration method:

determining, by the terminal device, whether a second condition is met, wherein the second condition comprises the second timing information being different from the reference timing information; and

further adjusting, by the terminal device when the terminal device determines that the second condition is met, the second timing information based on the reference timing information.

7 . A clock calibration apparatus, comprising:

a first clock node;

a second clock node;

a branch clock node;

a memory configured to store executable instructions; and

a processor coupled to the memory and configured to:

use first timing information as primary timing information in the branch clock node, wherein the first timing information is of the first clock node;

receive reference timing information from a secondary device;

adjust, based on the reference timing information, second timing information as standby timing information, wherein the second timing information is of the second clock node;

switch, when determining that a first condition is met, from using the first timing information as the primary timing information to using the second timing information as the primary timing information in the branch clock node, wherein the first condition comprises the first timing information is different from the reference timing information, and the second timing information is the same as the reference timing information; and

adjust, after switching from using the first timing information to using the second timing information as the primary timing information, the first timing information to be the same as the reference timing information,

wherein the first timing information and the second timing information are not adjusted, based on the reference timing information, when used as the primary timing information.

8 . The clock calibration apparatus of claim 7 , wherein the reference timing information comprises at least one of a reference clock frequency or a reference time.

9 . The clock calibration apparatus of claim 8 , wherein the first timing information being different from the reference timing information comprises at least one of: a clock frequency of the first timing information is different from the reference clock frequency, or a time of the first timing information is different from the reference time.

10 . The clock calibration apparatus of claim 7 , wherein the processor is further configured to update, after adjusting the first timing information to be the same as the reference timing information, the first timing information as the standby timing information.

11 . The clock calibration apparatus of claim 7 , wherein the processor is further configured to update, after adjusting the first timing information to be the same as the reference timing information, the first timing information as the primary timing information.

12 . The clock calibration apparatus of claim 7 , wherein before switching from using the first timing information to using the second timing information, the processor is further configured to further adjust the second timing information based on the reference timing information when determining that a second condition is met, and wherein the second condition comprises the second timing information being different from the reference timing information.

13 . The clock calibration method of claim 4 , further comprising setting, by the terminal device, the second timing information as the primary timing information.

14 . The clock calibration method of claim 5 , further comprising setting, by the terminal device, the second timing information as the standby timing information.

15 . The clock calibration apparatus of claim 10 , wherein the processor is further configured to set the second timing information as the primary timing information.

16 . The clock calibration apparatus of claim 11 , wherein the processor is further configured to set the second timing information as the standby timing information.

17 . A clock calibration method, comprising:

using, by a terminal device, first timing information as primary timing information in a branch clock node of the terminal device, wherein the first timing information is of a first clock node of the terminal device;

receiving, by the terminal device, reference timing information from a secondary device;

adjusting, by the terminal device and based on the reference timing information, second timing information as standby timing information, wherein the second timing information is of a second clock node of the terminal device;

switching, by the terminal device when determining that a first condition is met, from using the first timing information as the primary timing information to using the second timing information as the primary timing information in the branch clock node, wherein the first condition comprises the first timing information being different from the reference timing information; and

adjusting, by the terminal device after switching from using the first timing information to using the second timing information as the primary timing information, the first timing information to be the same as the reference timing information, wherein the first timing information and the second timing information are not adjusted, based on the reference timing information, when used as the primary timing information.

18 . The clock calibration method of claim 17 , further comprising setting, by the terminal device after adjusting the first timing information to be the same as the reference timing information, the first timing information as the standby timing information.

19 . The clock calibration method of claim 17 , further comprising setting, by the terminal device after adjusting the first timing information to be the same as the reference timing information, the first timing information as the primary timing information.

20 . The clock calibration method of claim 17 , wherein before switching from using the first timing information to using the second timing information, the clock calibration method:

determining, by the terminal device, whether a second condition is met, wherein the second condition comprises the second timing information being different from the reference timing information; and

further adjusting, by the terminal device when the terminal device determines that the second condition is met, the second timing information based on the reference timing information.

Assignments (2)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Nov 12, 2024
From: HUAWEI TECHNOLOGIES CO., LTD.
To: SHENZHEN YINWANG INTELLIGENT TECHNOLOGIES CO., LTD.
Reel/Frame 069336/0001 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Feb 1, 2023
From: LI, CHAO; ZHANG, XINGXIN; BAO, PENGXIN; WANG, XUEHUAN
To: HUAWEI TECHNOLOGIES CO., LTD.
Reel/Frame 062558/0436 →
Continuity (2)
Continuation PCTCN2020082414 · Mar 31, 2020
Related Publication 20230026317A1 · Jan 26, 2023
References Cited (24)
US 6078595A · Jones · 2000 [cited by examiner]
US 10608599B2 · Sugimoto et al. · 2020 [cited by applicant]
US 20020136172A1 · Chun · 2002 [cited by examiner]
US 20040048595A1 · Miller et al. · 2004 [cited by applicant]
US 20100001770A1 · Bogenberger et al. · 2010 [cited by applicant]
US 20100067507A1 · Park · 2010 [cited by applicant]
US 20130272362A1 · Mirek · 2013 [cited by examiner]
US 20170269631A1 · Bauknecht et al. · 2017 [cited by applicant]
US 20180062780A1 · Shimizu · 2018 [cited by examiner]
US 20210006344A1 · Chen · 2021 [cited by examiner]
US 20220045777A1 · Amicangioli · 2022 [cited by examiner]
CN 1155359A · 1997 [cited by applicant]
CN 102316574A · 2012 [cited by applicant]
CN 106549655A · 2017 [cited by applicant]
CN 106658626A · 2017 [cited by applicant]
CN 107395307A · 2017 [cited by applicant]
CN 108811075A · 2018 [cited by applicant]
CN 110662284A · 2020 [cited by applicant]
EP 3141978A1 · 2017 [cited by applicant]
WO 2009138876A2 · 2009 [cited by applicant]
Samsung, “Burst Arrival Time Clock Reference Adjustment Procedure”, 3GPP TSG-SA WG2 Meeting #134 S2-1907690, Sapporo, Japan, Jun. 24-28, 2019, Total 7 Pages. [cited by applicant]
IEEE 1588 V2, IEEE Std 15887“”—2008 (Revision of IEEE Std 1588-2002), IEEE Standard for a Precision Clock Synchronization Protocol for Networked Measurement and Control Systems, IEEE Instrumentation and Measurement Soci… [cited by applicant]
IEEE Std 802.1AS—2011, IEEE Standard for Local and metropolitan area networks Timing and Synchronization for Time-Sensitive Applications in Bridged Local Area Networks; Mar. 30, 2011, Total 292 Pages. [cited by applicant]
P802.1AS-Rev Timing and Synchronization for Time-Sensitive Applications, D8.3 (Oct. 8, 2019) , https://1.ieee802.org/tsn/802-1as-rev/, Total 12 Pages. [cited by applicant]