IP Library Granted Patent US 12,223,880
Granted Patent B2
US 12,223,880 · App. 17/966,247 · Granted Feb 11, 2025

Control device, display apparatus, and control method

Inventors: Hiroaki Ishii (Tokyo, JP); Toshiyuki Kato (Tokyo, JP)
Assignee: JDI DESIGN AND DEVELOPMENT G.K.
G09G3/2096G09G3/3233G09G2300/0819G09G2300/0852G09G2310/08G09G2320/0247G09G2330/021G09G2340/16
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,223,880
App. No.
17/966,247
Granted
Feb 11, 2025
Kind
B2
Abstract

A control device is for use in a case where frame periods, each being a period in which one image continues to be displayed, vary in length within a given range or temporarily become stable in length on a frame-by-frame basis, and accurate lengths of the frame periods are not known beforehand. The control device changes a total number of subframe periods to reconfigure the frame period with n subframe periods, where n is an integer of two or more, regardless of the frame period input, and causes the display of the image. The control device includes a signal processor that outputs an output video signal according to a first input video signal on a subframe-period-by-subframe-period basis; and a controller that supplies the output video signal output from the signal processor and a control signal for controlling an operation of the display panel to the display panel.

Claims (38)

1. A control device for use in a case where frame periods, each being a period in which one image continues to be displayed, vary in length within a given range or temporarily become stable in length on a frame-by-frame basis, and accurate lengths of the frame periods are not known beforehand,

the control device changing a total number of subframe periods to reconfigure the frame period with n subframe periods, where n is an integer of two or more, regardless of the frame period input, and causing the display of the image,

the control device comprising:

a signal processor that outputs an output video signal according to a first input video signal on a subframe-period-by-subframe-period basis; and

a controller that supplies the output video signal output from the signal processor and a control signal for controlling an operation of the display panel to the display panel,

wherein each of the n subframe periods has a same predetermined length and a same predetermined duty cycle.

2. The control device according to claim 1 , wherein

the signal processor includes a memory with a storage capacity for storing the first input video signal for a period longer than one screen and shorter than or equal to a sum of one screen and one of the subframe periods, and outputs, on the subframe-period-by-subframe-period basis, the output video signal according to the first input video signal stored in the memory.

3. The control device according to claim 2 , wherein

when a time of reading the first input video signal is delayed by one frame period or more from writing of the first input video signal in the memory, the signal processor updates the first input video signal with a second input video signal next to the first input video signal without reading the first input video signal.

4. The control device according to claim 2 , wherein

only the signal processor out of the signal processor and the controller includes the memory for storing the first input video signal.

5. The control device according to claim 2 , wherein

the memory has the storage capacity for storing the first input video signal for one screen and one of the subframe periods.

6. The control device according to claim 1 , wherein

the signal processor obtains information indicating a total number of display lines in each of the subframe periods of the display panel from the controller, and generates the output video signal based on the information.

7. The control device according to claim 1 , wherein

the signal processor reads information indicating a total number of display lines set in advance in each of the subframe periods of the display panel, and generates the output video signal based on the information read.

8. The control device according to claim 1 , wherein

the signal processor and the controller are formed in one chip.

9. The control device according to claim 1 , wherein

the controller sets the n subframe periods to a same predetermined length.

10. The control device according to claim 1 , wherein

each of the n subframe periods includes a light emission period and an extinction period, and

the predetermined duty cycle is a ratio of the light emission period to the light emission period and the extinction period.

11. The control device according to claim 1 , wherein

pixels constituting the display panel are each a light emitting element that emits light by a current drive.

12. A display apparatus comprising:

the control device according to claim 1 ; and

the display panel including a gate driver circuit that receives the control signal from the control device, and a source driver circuit that receives the output video signal from the control device.

13. The control device according to claim 1 , wherein

each of the n subframe periods includes a light emission period and an extinction period.

14. The control device according to claim 13 , wherein

a ratio of the light emission period to the extinction period is a same predetermined ratio for each of the n subframe periods.

15. A control method for use in a case where frame periods, each being a period in which one image continues to be displayed, vary in length within a given range or temporarily become stable in length on a frame-by-frame basis, and accurate lengths of the frame periods are not known beforehand, the control method comprising:

changing a total number of subframe periods to reconfigure the frame period with n subframe periods, where n is an integer of two or more, regardless of the frame period input, and displaying the image; outputting an output video signal according to an input video signal on a subframe-period-by-subframe-period basis; and

supplying the output video signal and a control signal for controlling an operation of the display panel to the display panel,

wherein each of the n subframe periods has a same predetermined length and a same predetermined duty cycle.

Assignments (4)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Feb 9, 2026
From: JDI DESIGN AND DEVELOPMENT G.K.
To: MAGNOLIA BLUE CORPORATION
Reel/Frame 073725/0952 →
CORRECTIVE ASSIGNMENT TO CORRECT THE THE APPLICATION NUMBERS RECORDED AGAINST, ONE OF WHICH WAS INCORRECTLY TRANSCRIBED; APPLICATION 18475699 WAS RECRDED INCORRECTLY AND SHOULD HAVE BEEN LISTED INSTEAD AS 18475669 PREVIOUSLY RECORDED AT REEL: 67060 FRAME: 252. ASSIGNOR(S) HEREBY CONFIRMS THE ASSIGNMENT. Recorded Jul 30, 2024
From: JOLED INC.
To: JDI DESIGN AND DEVELOPMENT G.K.
Reel/Frame 068377/0872 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Apr 10, 2024
From: JOLED INC.
To: JDI DESIGN AND DEVELOPMENT G.K.
Reel/Frame 067060/0252 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Oct 14, 2022
From: ISHII, HIROAKI; KATO, TOSHIYUKI
To: JOLED INC.
Reel/Frame 061429/0792 →
Priority Claims (1)
JP 2021-172137 · Oct 21, 2021 · national
Continuity (1)
Related Publication 20230130414A1 · Apr 27, 2023
References Cited (16)
US 11436988B2 · Ishii · 2022 [cited by examiner]
US 11705077B2 · Ishii · 2023 [cited by examiner]
US 20080158212A1 · Maruyama · 2008 [cited by examiner]
US 20100214328A1 · Hara · 2010 [cited by examiner]
US 20140327664A1 · Kanda · 2014 [cited by examiner]
US 20150124124A1 · Maeyama · 2015 [cited by examiner]
US 20150221261A1 · Asai · 2015 [cited by examiner]
US 20150235343A1 · Asai · 2015 [cited by examiner]
US 20170169801A1 · Satoh · 2017 [cited by examiner]
US 20180350304A1 · Ishii · 2018 [cited by examiner]
US 20190014292A1 · Ishii · 2019 [cited by examiner]
US 20210142742A1 · Ishii · 2021 [cited by examiner]
US 20220375419A1 · Ishii · 2022 [cited by examiner]
US 20230110329A1 · Ishii · 2023 [cited by examiner]
JP 201915794 · 2019 [cited by applicant]
JP 202176828 · 2021 [cited by applicant]