IP Library Granted Patent US 12,353,325
Granted Patent B2
US 12,353,325 · App. 17/973,950 · Granted Jul 8, 2025

Host logical-to-physical information refresh

Inventor: Giuseppe Cariello (Boise, ID)
Assignee: Micron Technology, Inc.
G06F12/0246G06F3/0604G06F3/064G06F3/0679G06F12/0891G06F2212/7201
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,353,325
App. No.
17/973,950
Granted
Jul 8, 2025
Kind
B2
Abstract

Devices and techniques are disclosed herein for providing L2P information to a host device from a storage system, the L2P information comprising a response information unit having a limited size with separate categories of information including changed L2P region and associated subregion information, to-be-loaded L2P region and associated subregion information, and invalid L2P region and associated subregion information, wherein the information in the separate categories is based on the determined changes in the different L2P regions and the subregion information in each of the separate categories identifies specific locations of changed subregions with respect to one or more corresponding regions identified in the region information of a respective category of the response information unit.

Claims (55)

1. A system comprising:

a storage system comprising a memory controller and a memory array, the storage system configured to maintain a relationship between a logical block address (LBA) and a physical address (PA) of data stored on the memory array in a logical-to-physical (L2P) map, and to provide L2P information to a host device,

wherein the memory controller is configured to:

determine L2P state changes in different L2P regions and subregions of the memory array based on changes in the L2P map at the storage system, wherein the L2P states of L2P regions and subregions include valid, changed, to-be-loaded, and invalid states; and

provide, as a response to a host memory request from the host device including an invalid L2P region or subregion, a response information unit based on the determined L2P state changes, wherein the response information unit comprises sequential fields, each allocated a predetermined number of bytes limited in size and comprising a region portion consuming one byte for storing a region index and a subregion portion consuming one byte for a most significant bit and one byte for a least significant bit,

wherein the sequential fields include:

(1) a first field comprising changed L2P region and subregion information identifying regions previously provided to the host device that are no longer valid but remain available to the storage system without loading from the memory array;

(2) a second field comprising to-be-loaded L2P region and subregion information identifying regions ready for host device loading but not yet transferred to the host device; and

(3) a third field comprising invalid L2P region and subregion information identifying regions that are no longer valid and require loading from the memory array.

2. The system of claim 1 , wherein a size of one or more of the changed L2P subregion, the to-be-loaded L2P subregion, or the invalid L2P subregion on the memory array is 4K bytes, and

wherein one or more of the changed L2P region, the to-be-loaded L2P region, or the invalid L2P region comprises multiple subregions.

3. The system of claim 2 , wherein the changed L2P region information, the to-be-loaded L2P region information, and the invalid L2P region information in the response information unit are each 1 byte in size, and

wherein the changed L2P subregion information, the to-be-loaded L2P subregion information, or the invalid L2P subregion information in the response information unit are each 2 bytes in size, including one byte for a most significant bit (MSB) and one byte for a least significant bit (LSB).

4. The system of claim 1 , wherein the response information unit comprises only one invalid L2P region consuming one byte of the limited size of the response information unit, and wherein the associated subregion information comprises invalid L2P subregions of the invalid L2P region consuming two bytes of the limited size of the response information unit, the two bytes comprising boundaries of the invalid L2P subregions of the only one invalid L2P region of the response information unit.

5. The system of claim 1 , wherein the changed L2P region and associated subregion information is changed with respect to the L2P information previously provided to the host device, and

wherein the invalid L2P region and associated subregion information is invalid with respect to the L2P information previously provided to the host device.

6. The system of claim 1 , wherein the invalid L2P region and associated subregion information in the response information unit comprises:

an invalid L2P region index 1 byte in size; and

an invalid L2P subregion index 2 bytes in size including one byte for a most significant bit (MSB) and one byte for a least significant bit (LSB).

7. The system of claim 1 , comprising the host device,

wherein the host device is configured to request L2P information from the storage system using an L2P read buffer command, and to receive and store the requested L2P information at the host device.

8. A method comprising:

maintaining, using a storage system comprising a memory controller and a memory array, a relationship between a logical block address (LBA) and a physical address (PA) of data stored on the memory array in a logical-to-physical (L2P) map, and providing L2P information to a host device;

determining, using the memory controller, L2P state changes in different L2P regions and subregions of the memory array based on changes in the L2P map at the storage system, wherein the L2P states of L2P regions and subregions include valid, changed, to-be-loaded, and invalid states; and

providing, as a response to a host memory request from the host device including an invalid L2P region or subregion, a response information unit based on the determined L2P state changes, wherein the response information unit comprises sequential fields, each allocated a predetermined number of bytes limited in size and comprising a region portion consuming one byte for storing a region index and a subregion portion consuming one byte for a most significant bit and one byte for a least significant bit,

wherein the sequential fields include:

(1) a first field comprising changed L2P region and subregion information identifying regions previously provided to the host device that are no longer valid but remain available to the storage system without loading from the memory array;

(2) a second field comprising to-be-loaded L2P region and subregion information identifying regions ready for host device loading but not yet transferred to the host device; and

(3) a third field comprising invalid L2P region and subregion information identifying regions that are no longer valid and require loading from the memory array.

9. The method of claim 8 , wherein a size of one or more of the changed L2P subregion, the to-be-loaded L2P subregion, or the invalid L2P subregion on the memory array is 4K bytes, and

wherein one or more of the changed L2P region, the to-be-loaded L2P region, or the invalid L2P region comprises multiple subregions.

10. The method of claim 9 , wherein the changed L2P region information, the to-be-loaded L2P region information, and the invalid L2P region information in the response information unit are each 1 byte in size, and

wherein the changed L2P subregion information, the to-be-loaded L2P subregion information, or the invalid L2P subregion information in the response information unit are each 2 bytes in size, including one byte for a most significant bit (MSB) and one byte for a least significant bit (LSB).

11. The method of claim 8 , wherein the response information unit comprises only one invalid L2P region consuming one byte of the limited size of the response information unit, and wherein the associated subregion information comprises invalid L2P subregions of the invalid L2P region consuming two bytes of the limited size of the response information unit, the two bytes comprising boundaries of the invalid L2P subregions of the only one invalid L2P region of the response information unit.

12. The method of claim 8 , wherein the changed L2P region and associated subregion information is changed with respect to the L2P information previously provided to the host device, and

wherein the invalid L2P region and associated subregion information is invalid with respect to the L2P information previously provided to the host device.

13. The method of claim 8 , wherein the invalid L2P region and associated subregion information in the response information unit comprises:

an invalid L2P region index 1 byte in size; and

an invalid L2P subregion index 2 bytes in size including one byte for a most significant bit (MSB) and one byte for a least significant bit (LSB).

14. The method of claim 8 , comprising:

receiving, from the host device, a request for L2P information from the storage system using an L2P read buffer command; and

providing the response information unit to the host device in response to the received L2P read buffer command.

15. At least one non-transitory device-readable storage medium comprising instructions that, when executed by a memory controller of a storage system, cause the memory controller to perform operations comprising:

maintaining a relationship between a logical block address (LBA) and a physical address (PA) of data stored on a memory array of the storage system in a logical-to-physical (L2P) map and providing L2P information to a host device;

determining L2P state changes in different L2P regions and subregions of the memory array based on changes in the L2P map at the storage system, wherein the L2P states of L2P regions and subregions include valid, changed, to-be-loaded, and invalid states; and

providing, as a response to a host memory request from the host device including an invalid L2P region or subregion, a response information unit based on the determined L2P state changes, wherein the response information unit comprises sequential fields, each allocated a predetermined number of bytes limited in size and comprising a region portion consuming one byte for storing a region index and a subregion portion consuming one byte for a most significant bit and one byte for a least significant bit,

wherein the sequential fields include:

(1) a first field comprising changed L2P region and subregion information identifying regions previously provided to the host device that are no longer valid but remain available to the storage system without loading from the memory array;

(2) a second field comprising to-be-loaded L2P region and subregion information identifying regions ready for host device loading but not yet transferred to the host device; and

(3) a third field comprising invalid L2P region and subregion information identifying regions that are no longer valid and require loading from the memory array.

16. The storage medium of claim 15 , wherein a size of one or more of the changed L2P subregion, the to-be-loaded L2P subregion, or the invalid L2P subregion on the memory array is 4K bytes, and

wherein one or more of the changed L2P region, the to-be-loaded L2P region, or the invalid L2P region comprises multiple subregions.

17. The storage medium of claim 16 , wherein the changed L2P region information, the to-be-loaded L2P region information, and the invalid L2P region information in the response information unit are each 1 byte in size, and

wherein the changed L2P subregion information, the to-be-loaded L2P subregion information, or the invalid L2P subregion information in the response information unit are each 2 bytes in size, including one byte for a most significant bit (MSB) and one byte for a least significant bit (LSB).

18. The storage medium of claim 15 , wherein the response information unit comprises only one invalid L2P region consuming one byte of the limited size of the response information unit, and wherein the associated subregion information comprises invalid L2P subregions of the invalid L2P region consuming two bytes of the limited size of the response information unit, the two bytes comprising boundaries of the invalid L2P subregions of the only one invalid L2P region of the response information unit.

Continuity (3)
Continuation 16485376
Provisional Application 62661283 · Apr 23, 2018
Related Publication 20230062372A1 · Mar 2, 2023
References Cited (43)
US 5699549A · Cho · 1997 [cited by applicant]
US 8838936B1 · Salessi · 2014 [cited by examiner]
US 10229051B2 · Hwang · 2019 [cited by examiner]
US 11487652B2 · Cariello · 2022 [cited by applicant]
US 20110072199A1 · Reiter · 2011 [cited by examiner]
US 20110161552A1 · Lund · 2011 [cited by examiner]
US 20130054871A1 · Lassa · 2013 [cited by applicant]
US 20130304975A1 · Wang et al. · 2013 [cited by applicant]
US 20140012976A1 · Christodorescu et al. · 2014 [cited by applicant]
US 20140122776A1 · El Maghraoui et al. · 2014 [cited by applicant]
US 20140129761A1 · Kwon · 2014 [cited by examiner]
US 20150305012A1 · Yi · 2015 [cited by examiner]
US 20150370700A1 · Sabol et al. · 2015 [cited by applicant]
US 20170139826A1 · Sugimori · 2017 [cited by applicant]
US 20170192902A1 · Hwang · 2017 [cited by examiner]
US 20170300422A1 · Szubbocsev · 2017 [cited by examiner]
US 20180068731A1 · Kim · 2018 [cited by examiner]
US 20190108131A1 · Lee · 2019 [cited by examiner]
US 20190121540A1 · Shin · 2019 [cited by examiner]
US 20210182209A1 · Liang · 2021 [cited by examiner]
US 20220004489A1 · Cariello · 2022 [cited by applicant]
CN 105378642A · 2016 [cited by applicant]
CN 105849706A · 2016 [cited by applicant]
CN 112166420A · 2021 [cited by applicant]
JP 2013033337A · 2013 [cited by applicant]
WO 2009059219 · 2009 [cited by applicant]
WO 2013094007 · 2013 [cited by applicant]
WO WO2013155368A1 · 2013 [cited by applicant]
WO WO2016103851A1 · 2016 [cited by applicant]
WO WO2019209707A1 · 2019 [cited by applicant]
“Japanese Application Serial No. 2020-558960, Response Filed Apr. 7, 2022 to Notification of Reasons for Refusal mailed Feb. 8, 2022”, with English claims, 13 pages. [cited by applicant]
“Japanese Application Serial No. 2020-558960, Notification of Reasons for Rejection mailed Aug. 16, 2022”, with English translation, 10 pages. [cited by applicant]
“Korean Application Serial No. 10-2020-7033214, Notice of Preliminary Rejection mailed Sep. 20, 2022”, with English translation, 11 pages. [cited by applicant]
“Korean Application Serial No. 10-2020-7033214, Response filed Nov. 3, 2022 to Notice of Preliminary Rejection mailed Sep. 20, 2022”, with English claims, 18 pages. [cited by applicant]
“Japanese Application Serial No. 2020-558960, Examiners Decision of Final Refusal mailed Dec. 6, 2022”, with English translation, 11 pages. [cited by applicant]
“Korean Application Serial No. 10-2020-7033214, Final Office Action mailed Jan. 11, 2023”, with English translation, 6 pages. [cited by applicant]
“International Application Serial No. PCT/US2019/028501, International Preliminary Report on Patentability mailed Nov. 5, 2020”, 7 pgs. [cited by applicant]
“International Application Serial No. PCT/US2019/028501, International Search Report mailed Aug. 27, 2019”, 3 pgs. [cited by applicant]
“International Application Serial No. PCT/US2019/028501, Written Opinion mailed Aug. 27, 2019”, 5 pgs. [cited by applicant]
“Japanese Application Serial No. 2020-558960, Notification of Reasons for Refusal mailed Feb. 8, 2022”, w/ English translation, 7 pgs. [cited by applicant]
Wookhan, Jeong, et al., “Improving Flash Storage Performance by Caching Address Mapping Table in Host Memory”, Samsung Electronics Co., Ltd, Retrieved from the Internet: URL:https://www.usenix.org/system/files/conferenc… [cited by applicant]
“Chinese Application Serial No. 201980034884.3, Response filed Dec. 18, 2023 to Office Action mailed Sep. 12, 2023”, with English claims, 16 pages. [cited by applicant]
“Chinese Application Serial No. 201980034884.3, Office Action mailed Sep. 12, 2023”, w/o English Translation, 7 pgs. [cited by applicant]