IP Library Granted Patent US 12,451,167
Granted Patent B2
US 12,451,167 · App. 18/054,770 · Granted Oct 21, 2025

Power management integrated circuit with dual power feed

Inventor: Matthew David Rowley (Boise, ID)
Assignee: Lodestar Licensing Group LLC
G11C5/147G06F1/263G06F1/266G06F1/28G11C5/141
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,451,167
App. No.
18/054,770
Granted
Oct 21, 2025
Kind
B2
Abstract

A power management circuit receives power from a host and a backup power supply in parallel and uses power from at least one of the host and the backup power supply to operate voltage regulators for a memory system. An enable signal is generated based on whether or not the voltage regulators are powered. The enable signal can be used to keep the backup power supply on while the memory system is in operation. In response to absence of power from the host, the circuit generates an interrupt signal causing the memory system to shut down safely without data loss.

Claims (36)

1. A circuit, comprising:

a controller configured to control power events; and

a circuitry configured to combine a plurality of power inputs in the circuitry.

2. The circuit of claim 1 , wherein the circuitry comprises a first diode coupled to a first power input and a second diode coupled to a second power input.

3. The circuit of claim 1 , wherein when power is available from a first power input, the circuit powers at least one power circuitry using at least the power from the first power input.

4. The circuit of claim 3 , wherein the power circuitry is operable to generate voltages for a memory system, and wherein when power is available from the first power input, the circuit is configured to prevent drawing power from a second power input.

5. The circuit of claim 4 , wherein the power circuitry comprises at least one voltage regulator; and wherein when power is not available from the first power input, the circuit powers the at least one voltage regulator using power from the second power input.

6. The circuit of claim 5 , wherein when power is not available from the first power input, the controller communicates an interrupt signal to a controller of the memory system.

7. The circuit of claim 6 , further comprising:

an enable signal generator coupled to an output of the circuitry configured to combine the first power input and the second power input.

8. The circuit of claim 7 , wherein:

when the at least one voltage regulator is powered by at least one of the first power input and the second power input, the enable signal generator asserts an enable signal; and

when the at least one voltage regulator is insufficiently powered by the first power input and the second power input, the enable signal generator de-asserts the enable signal.

9. The circuit of claim 8 , further comprising:

a general-purpose input/output pin connected to provide the enable signal.

10. The circuit of claim 8 , wherein the enable signal controls operation enabling of a power supply connected to the second power input.

11. A system, comprising:

a non-volatile memory device; and

a circuit configured to combine a plurality of power inputs to power a circuitry.

12. The system of claim 11 , wherein the circuit comprises:

a first diode connected to receive power from a first connection of the plurality of power inputs; and

a second diode connected to receive power from a second connection of the plurality of power inputs;

wherein power outputs from the first diode and the second diode are combined and connected as power input to the circuitry.

13. The system of claim 11 , wherein the circuit is further configured to generate an enable signal based on a status of the power input to the circuitry.

14. The system of claim 13 , wherein the enable signal controls at least in part operation of a second power source.

15. The system of claim 12 , wherein the circuit is further configured to generate an interrupt signal to a controller coupled to the circuit in response to absence of power from the first connection.

16. A method, comprising:

generating a combined power input; and

powering a circuitry using the combined power input.

17. The method of claim 16 , wherein the generating includes combining power from a first connection and power from a second connection using a first diode and a second diode respectively to generate the combined power input to the circuitry.

18. The method of claim 16 , further comprising:

generating an enable signal based on a status of the combined power input to the circuitry.

19. The method of claim 18 , further comprising:

providing the enable signal using a general-purpose input/output pin of the power management circuit to control a second power source.

20. The method of claim 16 , further comprising:

generating an interrupt signal in response to absence of power in a first connection.

Assignments (2)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Aug 4, 2025
From: MICRON TECHNOLOGY, INC.
To: LODESTAR LICENSING GROUP LLC
Reel/Frame 071927/0268 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Nov 11, 2022
From: ROWLEY, MATTHEW DAVID
To: MICRON TECHNOLOGY, INC.
Reel/Frame 061743/0474 →
Continuity (5)
Continuation 17018051 · Sep 11, 2020
Continuation 16676846 · Nov 7, 2019
Continuation 16438311 · Jun 11, 2019
Continuation 15918627 · Mar 12, 2018
Related Publication 20230068931A1 · Mar 2, 2023
References Cited (20)
US 7606679B1 · Voicu et al. · 2009 [cited by applicant]
US 7895466B2 · Barrow · 2011 [cited by applicant]
US 9098281B2 · Shaeffer et al. · 2015 [cited by applicant]
US 9153191B2 · Ding · 2015 [cited by examiner]
US 10205388B2 · Choi et al. · 2019 [cited by applicant]
US 10325631B1 · Rowley · 2019 [cited by examiner]
US 10504565B2 · Rowley · 2019 [cited by examiner]
US 10783934B2 · Rowley · 2020 [cited by examiner]
US 10957276B2 · Zhang · 2021 [cited by applicant]
US 11514955B2 · Rowley · 2022 [cited by examiner]
US 11853145B2 · Tian · 2023 [cited by examiner]
US 20140108835A1 · Park et al. · 2014 [cited by applicant]
US 20140281594A1 · Yang et al. · 2014 [cited by applicant]
US 20170371574A1 · Springberg et al. · 2017 [cited by applicant]
US 20180225053A1 · Yim et al. · 2018 [cited by applicant]
US 20180348833A1 · Beeston et al. · 2018 [cited by applicant]
US 20190295608A1 · Rowley · 2019 [cited by applicant]
US 20200075062A1 · Rowley · 2020 [cited by applicant]
US 20200411068A1 · Rowley · 2020 [cited by applicant]
“General-purpose input/output”, Wikipedia, printed on Mar. 2, 2018. [cited by applicant]