IP Library Granted Patent US 12,342,736
Granted Patent B2
US 12,342,736 · App. 18/063,189 · Granted Jun 24, 2025

Phase-change memory cell with mixed-material switchable region

Inventors: Matthew Joseph BrightSky (Armonk, NY); Cheng-Wei Cheng (White Plains, NY); Guy M. Cohen (Westchester, NY); Robert L. Bruce (White Plains, NY); Asit Ray (Baldwin, NY); Wanki Kim (Chappaqua, NY)
Assignee: International Business Machines Corporation
H10N70/828H10N70/231H10N70/8828
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,342,736
App. No.
18/063,189
Granted
Jun 24, 2025
Kind
B2
Abstract

An electronic device includes a first electrode, a second electrode, and a memory component configured to store a resistive state. The memory component includes a layered region arranged in direct contact with the first electrode and a bulk region arranged in direct contact with the second electrode. The layered region includes a plurality of first layers made of a first material and a plurality of second layers made of a second material alternatingly arranged with one another. The first material is a phase-change material and the second material is a non-phase-change material. The bulk region is a continuous mass made of a third material that is different than the first material and the second material, and the bulk region is in direct contact with at least two of the first layers and at least one of the second layers of the layered region.

Claims (65)

1. An electronic device comprising:

a first electrode;

a second electrode; and

a memory component configured to store a resistive state, the memory component including a layered region arranged in direct contact with the first electrode and a bulk region arranged in direct contact with the second electrode, wherein:

the layered region includes a plurality of first layers made of a first material and a plurality of second layers made of a second material alternatingly arranged with one another,

the first material is a phase-change material and the second material is a non-phase-change material,

the bulk region is a continuous mass made of a third material that is different than the first material and the second material, and

the bulk region is in direct contact with at least two of the first layers and at least one of the second layers of the layered region.

2. The electronic device of claim 1 , wherein:

the third material is a mixture of the first material and the second material.

3. The electronic device of claim 1 , wherein:

the bulk region is separated from the first electrode by the layered region.

4. The electronic device of claim 1 , wherein:

the layered region is separated from the second electrode by the bulk region.

5. The electronic device of claim 1 , wherein:

the bulk region includes a first lowermost surface arranged in direct contact with an uppermost surface of the second electrode,

the layered region includes a second lowermost surface arranged substantially coplanarly with the first lowermost surface.

6. The electronic device of claim 5 , wherein:

the first electrode includes a third lowermost surface arranged substantially coplanarly with the second lowermost surface.

7. The electronic device of claim 5 , wherein:

the first electrode includes a third lowermost surface separated from the second lowermost surface by a distance that is greater than zero.

8. The electronic device of claim 7 , wherein:

the third lowermost surface is substantially parallel to the uppermost surface.

9. The electronic device of claim 5 , wherein:

each first layer is in direct contact with a respective second layer at a respective planar interface surface such that each planar interface surface is separated by a first distance,

the bulk region extends a second distance in a direction substantially perpendicular to the planar interface surfaces, and

the second distance is greater than the first distance.

10. The electronic device of claim 9 , wherein:

each planar interface surface is substantially parallel to the uppermost surface.

11. The electronic device of claim 9 , wherein:

each planar interface surface is substantially perpendicular to the uppermost surface.

12. An electronic device comprising:

a first electrode having a lowermost surface;

a second electrode having an uppermost surface; and

a memory component configured to store a resistive state, the memory component including:

a layered region in direct contact with the first electrode, and

a bulk region arranged in direct contact with the uppermost surface of the second electrode, wherein:

the layered region includes a plurality of first layers made of a first material and a plurality of second layers made of a second material alternatingly arranged with one another,

the bulk region is a continuous mass made of a third material that is different than the first material and the second material,

the bulk region is in direct contact with at least two of the first layers and at least one of the second layers of the layered region, and

the lowermost surface of the first electrode is substantially coplanar with the uppermost surface of the second electrode.

13. The electronic device of claim 12 , wherein:

at least one of the first material or the second material is a phase-change material.

14. The electronic device of claim 12 , wherein:

the third material is a mixture of the first material and the second material.

15. The electronic device of claim 12 , wherein:

the layered region is separated from the second electrode by the bulk region.

16. The electronic device of claim 12 , wherein:

the layered region has a further lowermost surface arranged substantially coplanarly with the lowermost surface of the first electrode.

17. An electronic device comprising:

a first electrode;

a second electrode having an uppermost surface; and

a memory component configured to store a resistive state, the memory component including a layered region arranged in direct contact with the first electrode and a bulk region arranged in direct contact with the uppermost surface of the second electrode, wherein:

the layered region includes a plurality of first layers made of a first material and a plurality of second layers made of a second material alternatingly arranged with one another such that each first layer is in direct contact with a respective second layer at a respective planar interface surface,

the bulk region is a continuous mass made of a third material that is different than the first material and the second material,

the bulk region is in direct contact with at least two of the first layers and at least one of the second layers of the layered region, and

each planar interface surface is substantially perpendicular to the uppermost surface.

18. The electronic device of claim 17 , wherein:

at least one of the first material or the second material is a phase-change material.

19. The electronic device of claim 17 , wherein:

the third material is a mixture of the first material and the second material.

20. The electronic device of claim 17 , wherein:

each planar interface surface is separated by a first distance,

the bulk region extends a second distance in a direction substantially perpendicular to the planar interface surfaces, and

the second distance is greater than the first distance.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Dec 8, 2022
From: BRIGHTSKY, MATTHEW JOSEPH; CHENG, CHENG-WEI; COHEN, GUY M.; BRUCE, ROBERT L.; RAY, ASIT; KIM, WANKI
To: INTERNATIONAL BUSINESS MACHINES CORPORATION
Reel/Frame 062023/0735 →
Continuity (1)
Related Publication 20240196766A1 · Jun 13, 2024
References Cited (18)
US 6927410B2 · Chen · 2005 [cited by applicant]
US 7888155B2 · Chen · 2011 [cited by applicant]
US 8049202B2 · Khang et al. · 2011 [cited by applicant]
US 9543515B2 · Gealy et al. · 2017 [cited by applicant]
US 10026895B2 · Kamata · 2018 [cited by applicant]
US 10217513B2 · Lee · 2019 [cited by applicant]
US 20100163826A1 · Peters · 2010 [cited by examiner]
US 20180114900A1 · Kamata · 2018 [cited by applicant]
US 20200091242A1 · Cheng · 2020 [cited by applicant]
US 20210202839A1 · Tominaga et al. · 2021 [cited by applicant]
US 20210257547A1 · Shen · 2021 [cited by applicant]
US 20220102627A1 · Ok et al. · 2022 [cited by applicant]
US 20220115590A1 · Khan et al. · 2022 [cited by applicant]
US 20230200267A1 · Brew · 2023 [cited by examiner]
CN 107768517A · 2018 [cited by applicant]
International Search Report and Written Opinion dated Feb. 18, 2024, for International Application No. PCT/CN2023/132548, filed Nov. 20, 2023. [cited by applicant]
Ding et al., “Phase-change heterostructure enables ultralow noise and drift for memory operation,” Science, vol. 366, No. 6462, 2019, pp. 210-215. [cited by applicant]
Khan et al., “Electro-Thermal Confinement Enables Improved Superlattice Phase Change Memory,” IEEE Electron Device Letters, vol. 43, No. 2, 2022, pp. 204-207. [cited by applicant]