IP Library Granted Patent US 12,456,950
Granted Patent B2
US 12,456,950 · App. 18/068,708 · Granted Oct 28, 2025

Highly coupled inductor design for reducing area and power consumption of a multi-core oscillator

Inventors: Daniele Tripoli (Syracuse, IT); Giorgio Maiellaro (Gravina di Catania, IT); Santi Concetto Pavone (Catania, IT); Egidio Ragonese (Aci Catena, IT); Angelo Scuderi (Catania, IT)
Assignee: STMicroelectronics International N.V.
H03B5/1206G01S7/032H01F27/28H01F27/29H01F27/40H03B5/08H03B5/1212H03B5/1243H03B5/1253H03B5/1852H03L7/099H01P3/081H03B2200/009
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,456,950
App. No.
18/068,708
Granted
Oct 28, 2025
Kind
B2
Abstract

A circuit, integrated circuit, and radar system implementing a highly coupled inductor design for a multi-core oscillator is provided. An example circuit may include a plurality of inductors, each inductor including: a first inductor portion and a second inductor portion electrically connected in series. In some embodiments, for each inductor, the first inductor portion may be magnetically coupled to a first or second inductor portion of a first coupling inductor of the plurality of inductors, and the second inductor portion may be magnetically coupled to a first or second inductor portion of a second coupling inductor of the plurality of inductors, where the first coupling inductor and the second coupling inductor are different inductors.

Claims (63)

1 . A circuit comprising:

a dual-port inductor comprising:

a first active component and a second active component, wherein each active component comprises a first terminal and a second terminal;

a first conductive microstrip comprising a first inductor portion and a second inductor portion electrically connected in series, wherein the first conductive microstrip electrically connects the first terminal of the first active component to the second terminal of the second active component;

a second conductive microstrip comprising a first inductor portion and a second inductor portion electrically connected in series, wherein the second conductive microstrip electrically connects the second terminal of the first active component to the first terminal of the second active component;

a coupling inductor comprising:

a first inductor portion; and

a second inductor portion,

wherein the first inductor portion, and the second inductor portion are electrically connected in series;

wherein the first inductor portion is magnetically coupled to the first or second inductor portion of the first conductive microstrip of the dual-port inductor, and the second inductor portion is magnetically coupled to the first or second inductor portion of the second conductive microstrip of the dual-port inductor, and

wherein the dual-port inductor and the coupling inductor are different inductors.

2 . The circuit of claim 1 , wherein the coupling inductor is a multi-port inductor.

3 . The circuit of claim 1 , wherein the dual-port inductor further comprises a resistor electrically connected between the first conductive microstrip and the second conductive microstrip.

4 . The circuit of claim 1 , wherein each active component of the dual-port inductor further comprises a capacitive component electrically connected to the first terminal and the second terminal.

5 . The circuit of claim 1 , wherein a first voltage phase at the first terminal of each active component of the dual-port inductor and a second voltage phase at the second terminal of each active component of the dual-port inductor are inverse.

6 . The circuit of claim 1 , wherein each active component comprises at least a cross-coupled pair of transistors.

7 . The circuit of claim 1 , wherein a first coupling coefficient between the first inductor portion of the coupling inductor and the first or second inductor portion of the first conductive microstrip of the dual-port inductor is greater than 0.1, and

wherein a second coupling coefficient between the second inductor portion of the coupling inductor and the first or second inductor portion of the second conductive microstrip of the dual-port inductor is greater than 0.1.

8 . An integrated circuit comprising:

a first layer;

a second layer;

a first dual-port oscillator comprising:

a first conductive microstrip and a second conductive microstrip,

wherein each conductive microstrip of the first dual-port oscillator comprises a first end that terminates at a first active component, and a second end that terminates at a second active component,

wherein each conductive microstrip of the first dual-port oscillator comprises at least a first inductor portion disposed on the first layer and a second inductor portion disposed on the second layer, and

wherein the first inductor portion and second inductor portion of the first dual-port oscillator are electrically connected by a first connecting via; and

a second dual-port oscillator comprising:

a first conductive microstrip and a second conductive microstrip,

wherein each conductive microstrip of the second dual-port oscillator comprises a first end that terminates at a first active component, and a second end that terminates at a second active component,

wherein each conductive microstrip of the second dual-port oscillator comprises at least a first inductor portion disposed on the first layer and a second inductor portion disposed on the second layer, and

wherein the first inductor portion and second inductor portion of the second dual-port oscillator are electrically connected by a second connecting via;

wherein the first dual-port oscillator and second dual-port oscillator are disposed, such that a portion of the first conductive microstrip of the first dual-port oscillator is substantially aligned with a portion of the first conductive microstrip of the second dual-port oscillator.

9 . The integrated circuit of claim 8 , wherein at least one second inductor portion of a conductive microstrip of the first dual-port oscillator passes across at least one first inductor portion of a conductive microstrip of the second dual-port oscillator.

10 . The integrated circuit of claim 9 , wherein the first conductive microstrip of the first dual-port oscillator and the second conductive microstrip of the first dual-port oscillator are electrically connected by a first resistive trace, and wherein the first conductive microstrip of the second dual-port oscillator and the second conductive microstrip of the second dual-port oscillator are electrically connected by a second resistive trace.

11 . The integrated circuit of claim 8 , wherein each active component comprises at least a cross-coupled pair of transistors and a capacitor.

12 . The integrated circuit of claim 8 , wherein a portion of the first inductor conductive microstrip and a portion of the second inductor conductive microstrip are magnetically coupled.

13 . The integrated circuit of claim 12 , wherein a coupling coefficient between the portion of the first inductor conductive microstrip and the portion of the second inductor conductive microstrip is greater than 0.1.

14 . A radar system comprising:

an oscillating system comprising:

a dual-port inductor comprising:

a first active component and a second active component, wherein each active component comprises a first terminal and a second terminal;

a first conductive microstrip comprising a first inductor portion and a second inductor portion electrically connected in series, wherein the first conductive microstrip electrically connects the first terminal of the first active component to the second terminal of the second active component;

a second conductive microstrip comprising a first inductor portion and a second inductor portion electrically connected in series, wherein the second conductive microstrip electrically connects the second terminal of the first active component to the first terminal of the second active component;

a coupling inductor comprising:

a first inductor portion; and

a second inductor portion,

wherein the first inductor portion, and the second inductor portion are electrically connected in series;

wherein the first inductor portion is magnetically coupled to the first or second inductor portion of the first conductive microstrip of the dual-port inductor, and the second inductor portion is magnetically coupled to the first or second inductor portion of the second conductive microstrip of the dual-port inductor, and

wherein the dual-port inductor and the coupling inductor are different inductors.

15 . The radar system of claim 14 , further comprising:

a voltage-controlled oscillator comprising the oscillating system;

a phase-locked loop comprising the voltage-controlled oscillator,

a local oscillator electrically connected to the phase-locked loop,

wherein the phase-locked loop generates an output signal based at least in part on a reference signal generated by the local oscillator;

a transmit amplifier electrically connected to the phase-locked loop, wherein the transmit amplifier generates an amplified output signal based at least in part on the output signal;

a transmit antenna electrically connected to the transmit amplifier, wherein the transmit antenna transmits a transmitted signal based at least in part on the amplified output signal;

a receive antenna configured to receive a reflected signal resulting from one or more objects encountered by the transmitted signal;

a receive amplifier electrically connected to the receive antenna, wherein the receive amplifier is configured to generate an amplified receive signal based at least in part on the reflected signal;

a mixer electrically connected to the phase-locked loop and the receive amplifier, wherein the mixer is configured to produce a mixed signal based at least in part on the output signal and the amplified receive signal;

a receive filter electrically connected to the mixer, wherein the receive filter is configured to generate a filtered signal based at least in part on the mixed signal; and

a processor electrically connected to the receive filter, wherein the processor determines one or more characteristics of the one or more objects based at least in part on the filtered signal.

16 . The radar system of claim 14 , wherein the coupling inductor is a multi-port inductor.

17 . The radar system of claim 14 , wherein the dual-port inductor further comprises a resistor electrically connected between the first conductive microstrip and the second conductive microstrip.

Assignments (6)
CORRECTIVE ASSIGNMENT TO CORRECT THE STREET ADDRESS OF THE RECEIVING PARTY FROM VIALE ANREA DORIA 6 TO VIALE ANDREA DORIA 6 PREVIOUSLY RECORDED ON REEL 72958 FRAME 293. ASSIGNOR(S) HEREBY CONFIRMS THE ASSIGNMENT. Recorded Dec 1, 2025
From: PAVONE, SANTI CONCETTO; RAGONESE, EGIDIO
To: UNIVERSITA' DEGLI STUDI DI CATANIA
Reel/Frame 074102/0412 →
CORRECTIVE ASSIGNMENT TO CORRECT THE RECEIVING PARTY DATA PREVIOUSLY RECORDED AT REEL: 62184 FRAME: 99. ASSIGNOR(S) HEREBY CONFIRMS THE ASSIGNMENT. Recorded Sep 29, 2025
From: PAVONE, SANTI CONCETTO; RAGONESE, EGIDIO
To: UNIVERSITA' DEGLI STUDI DI CATANIA
Reel/Frame 072958/0293 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Oct 17, 2024
From: STMICROELECTRONICS S.R.L.
To: STMICROELECTRONICS INTERNATIONAL N.V.
Reel/Frame 069180/0793 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded May 16, 2023
From: UNIVERSITA' DEGLI STUDI DI CATANIA
To: STMICROELECTRONICS S.R.L.
Reel/Frame 063652/0116 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Dec 20, 2022
From: TRIPOLI, DANIELE; MAIELLARO, GIORGIO; SCUDERI, ANGELO
To: STMICROELECTRONICS S.R.L.
Reel/Frame 062157/0651 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Dec 20, 2022
From: PAVONE, SANTI CONCETTO; RAGONESE, EGIDIO
To: UNIVERSITA' DEGLI STUDI DI CATANIA - DIPARTIMENTO DI INGEGNERIA ELETTRICA ELETTRONICA E INFORMATICA (DIEEI)
Reel/Frame 062184/0099 →
Continuity (1)
Related Publication 20240204727A1 · Jun 20, 2024
References Cited (8)
US 8842410B2 · Chan · 2014 [cited by examiner]
US 10680552B2 · Gu · 2020 [cited by examiner]
US 20140218120A1 · Hekmat et al. · 2014 [cited by applicant]
US 20190355511A1 · Dekker et al. · 2019 [cited by applicant]
Murphy et al., “A 27-GHz Quad-Core CMOS Oscillator With No Mode Ambiguity” in IEEE Journal of Solid-State Circuits, Nov. 2018. [cited by applicant]
Rimmelspacher et al., “A Quad-Core 60 GHz Push-Push 45 nm SOI CMOS VCO with -101.7 dBc/Hz Phase Noise at 1 MHz offset, 19 % Continuous FTR and -187 dBc/Hz FoMT”, ESSCIRC, 2018. [cited by applicant]
Iotti et al., “Insights Into Phase-Noise Scaling in Switch-Coupled Multi-Core LC VCOs for E-Band Adaptive Modulation Links” in IEEE Journal of Solid-State Circuits, Jul. 2017. [cited by applicant]
EP 23214671.2 Extended European Search Report mailed May 16, 2024. [cited by applicant]