IP Library Granted Patent US 12,412,213
Granted Patent B2
US 12,412,213 · App. 18/099,134 · Granted Sep 9, 2025

Methods and systems for generating derived summaries of trading signals

Inventors: David Edward Taylor (St. Louis, MO); Andy Young Lee (Ballwin, MO); David Vincent Schuehler (St. Louis, MO)
Assignee: Exegy Incorporated
G06Q40/04G06F17/18G06N20/00G06Q30/0201
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,412,213
App. No.
18/099,134
Granted
Sep 9, 2025
Kind
B2
Abstract

Systems and methods are disclosed herein that compute trading signals with low latency and high throughput using highly parallelized compute resources such as integrated circuits, reconfigurable logic devices, graphics processor units (GPUs), multi-core general purpose processors, and/or chip multi-processors (CMPs). The trading signals can be summarized over time durations to create derived summaries of the trading signals. These derived summaries can be communicated with one or more data consumers.

Claims (66)

1. A multi-processor system for derivations of trading signals with respect to financial instruments, the system comprising:

one or more first processors; and

one or more second processors, wherein the one or more second processors comprises at least one field programmable gate array (FPGA);

the at least one FPGA configured to receive data representing a plurality of financial market data messages, the messages pertaining to a plurality of financial instruments and comprising information about orders to buy and/or sell the financial instruments;

wherein the at least one FPGA comprises (1) feature compute stage circuitry arranged in parallel and configured to compute, in parallel via parallelized hardware logic on the at least one FPGA, a plurality of features of the financial market data messages in parallel based on the received data and (2) combine stage circuitry connected to the parallel feature compute stage circuitry and configured to generate real-time estimator trading signals for a plurality of the financial market data messages based on the computed features; and

wherein the one or more first processors is configured to (1) receive data comprising (i) the information about a plurality of orders to buy and/or sell a plurality of the financial instruments and (ii) the real-time estimator trading signals, (2) summarize the real-time estimator trading signals over a time duration to create a derived summary of the real-time estimator trading signals that serves as a non-real time summary of the real-time estimator trading signals for the time duration, and (3) communicate the derived summary of the real-time estimator trading signals to one or more data consumers.

2. The system of claim 1 wherein the combine stage circuitry is configured to compute a hidden liquidity size estimation as a weighted combination of the features, wherein the hidden liquidity size estimation includes an estimated size of a hidden order among the orders, wherein the real-time estimator trading signals include the computed hidden liquidity size estimation, wherein each feature has a corresponding weight for the weighted combination, and wherein the features comprise features that are correlated to and predictive of the estimated size for the hidden order.

3. The system of claim 2 wherein the one or more first processors comprises a plurality of first processors.

4. The system of claim 2 wherein the data received by the one or more first processors comprises a plurality of financial market data messages, the messages comprising the information about orders to buy and/or sell financial instruments.

5. The system of claim 1 wherein the combine stage circuitry is configured to compute a quote price duration estimation with respect to a price for a quote on a financial instrument as a weighted combination of the features, wherein the real-time estimator trading signals include the computed quote price duration estimation, wherein each feature has a corresponding weight for the weighted combination, and wherein the features comprise features that are correlated to and predictive of the quote price duration estimation.

6. The system of claim 5 wherein the one or more first processors comprises a plurality of first processors.

7. The system of claim 5 wherein the data received by the one or more first processors comprises a plurality of financial market data messages, the messages comprising the information about orders to buy and/or sell financial instruments.

8. The system of claim 1 wherein the combine stage circuitry is configured to compute a quote price direction estimation with respect to a price for a quote on a financial instrument as a weighted combination of the features, wherein the real-time estimator trading signals include the computed quote price direction estimation, wherein each feature has a corresponding weight for the weighted combination, and wherein the features comprise features that are correlated to and predictive of the quote price direction estimation.

9. The system of claim 8 wherein the one or more first processors comprises a plurality of first processors.

10. The system of claim 8 wherein the data received by the one or more first processors comprises a plurality of financial market data messages, the messages comprising the information about orders to buy and/or sell financial instruments.

11. The system of claim 1 further comprising a Tier 2 or Tier 3 trading application that serves as a member of the one or more data consumers.

12. The system of claim 11 wherein the Tier 2 or Tier 3 trading application is configured to apply the derived summary to a predictive model in combination with current financial market data to generate a plurality of financial instrument orders for communication to an exchange.

13. The system of claim 12 wherein the Tier 2 or Tier 3 trading application is configured to apply the derived summary to the predictive model in combination with current financial market data and historical financial market data to generate the financial instrument orders for communication to the exchange.

14. The system of claim 1 wherein the time duration comprises a duration in a range between 1 minute and 30 minutes.

15. The system of claim 1 wherein the time duration comprises a day.

16. The system of claim 1 wherein the one or more first processors is further configured to perform the summarize and communicate operations on a periodic basis so that the derived summaries cover different time durations.

17. The system of claim 1 wherein the data received by the one or more first processors comprises a plurality of financial market data messages, the messages comprising the information about orders to buy and/or sell financial instruments.

18. The system of claim 17 wherein the real-time estimator trading signals are synchronized with the messages to which they pertain.

19. The system of claim 17 wherein a plurality of the messages comprise a plurality of the real-time estimator trading signals.

20. The system of claim 1 wherein the one or more first processors comprises a plurality of first processors.

21. A multi-processor method for computing derivations of trading signals with respect to financial instruments, the method comprising:

performing a first plurality of operations by one or more first processors, wherein the one or more first processors comprises at least one field programmable gate array (FPGA), wherein the at least one FPGA comprises (1) feature compute stage circuitry arranged in parallel and (2) combine stage circuitry connected to the parallel feature compute stage circuitry; and

performing a second plurality of operations by one or more second processors;

wherein the first plurality of operations include (1) receiving data that represents a plurality of financial market data messages, the messages pertaining to a plurality of financial instruments and comprising information about orders to buy and/or sell the financial instruments, (2) the parallel feature compute stage circuitry computing, in parallel via parallelized hardware logic on the at least one FPGA, a plurality of features of the financial market data messages based on the received data, and (3) the combine stage circuitry generating real-time estimator trading signals for a plurality of the financial market data messages based on the computed features; and

wherein the second plurality of operations include (1) receiving data comprising (i) the information about a plurality of orders to buy and/or sell a plurality of the financial instruments and (ii) the real-time estimator trading signals, (2) summarizing the real-time estimator trading signals over a time duration to create a derived summary of the real-time estimator trading signals that serves as a non-real time summary of the real-time estimator trading signals for the time duration, and (3) communicating the derived summary of the real-time estimator trading signals to one or more data consumers.

22. A multi-processor system for derivations of trading signals with respect to financial instruments, the system comprising:

one or more first processors; and

one or more second processors, wherein the one or more second processors comprises at least one graphics processor unit (GPU); and

the at least one GPU configured to receive data representing a plurality of financial market data messages, the messages pertaining to a plurality of financial instruments and comprising information about orders to buy and/or sell the financial instruments;

wherein the at least one GPU comprises (1) feature compute stage circuitry arranged in parallel and configured to compute, in parallel via a plurality of compute cores on the GPU, a plurality of features of the financial market data messages based on the received data and (2) combine stage circuitry connected to the parallel feature compute stage circuitry and configured to generate real-time estimator trading signals for a plurality of the financial market data messages based on the computed features; and

wherein the one or more first processors is configured to (1) receive data comprising (i) the information about a plurality of orders to buy and/or sell a plurality of the financial instruments and (ii) the real-time estimator trading signals, (2) summarize the real-time estimator trading signals over a time duration to create a derived summary of the real-time estimator trading signals that serves as a non-real time summary of the real-time estimator trading signals for the time duration, and (3) communicate the derived summary of the real-time estimator trading signals to one or more data consumers.

23. The system of claim 22 wherein the real-time estimator trading signals include quote price duration estimations with respect to prices for quotes on financial instruments.

24. The system of claim 22 wherein the real-time estimator trading signals include quote price direction estimations with respect to prices for quotes on financial instruments.

25. A multi-processor system for derivations of trading signals with respect to financial instruments, the system comprising:

one or more first processors; and

one or more second processors, wherein the one or more second processors comprises at least one field programmable gate array (FPGA);

the at least one FPGA configured to (1) receive data representing a plurality of financial market data messages, the messages pertaining to a plurality of financial instruments and comprising information about orders to buy and/or sell the financial instruments and (2) process the financial market data messages through parallelized hardware logic on the at least one FPGA to compute a plurality of features of the financial market data messages in parallel;

wherein the features comprise a plurality of conditions for a logical trading signal, and wherein the at least one FPGA comprises (1) condition testing circuitry arranged in parallel and configured to test for the conditions, in parallel via parallelized hardware logic on the at least one FPGA, based on the financial market data messages and (2) combine logic circuitry connected to the parallel condition testing circuitry and configured to generate logical trading signals for a plurality of the financial market data messages in real-time based on outputs from the condition testing circuitry; and

wherein the one or more first processors is configured to (1) receive data comprising (i) the information about a plurality of orders to buy and/or sell a plurality of the financial instruments and (ii) the real-time logical trading signals, (2) summarize the real-time logical trading signals over a time duration to create a derived summary of the real-time logical trading signals that serves as a non-real time summary of the real-time logical trading signals for the time duration, and (3) communicate the derived summary of the real-time logical trading signals to one or more data consumers.

26. The system of claim 25 wherein the real-time logical trading signals include a hidden liquidity indicator that indicates if a subject order is flagged as part of a hidden order for a financial instrument that corresponds to the subject order.

27. The system of claim 26 wherein the one or more first processors is further configured to summarize the real-time logical trading signals by aggregating a plurality of hidden liquidity indicators over the time duration.

28. The system of claim 27 wherein the one or more first processors is further configured to perform the aggregation on a per financial instrument basis.

29. The system of claim 28 wherein the derived summary comprises, per applicable financial instrument, (1) a total count of hidden buy orders detected over the time duration and (2) a total count of hidden sell orders detected over the time duration.

30. The system of claim 28 wherein the derived summary comprises, per applicable financial instrument, (1) a volume weighted average price (VWAP) of hidden buy orders detected over the time duration and (2) a VWAP of hidden sell orders detected over the time duration.

31. The system of claim 28 wherein the derived summary comprises, per applicable financial instrument, (1) a notional value of hidden buy orders detected over the time duration and (2) a notional value of hidden sell orders detected over the time duration.

32. The system of claim 26 wherein the trading signals further include at least one FPGA is further configured to compute a hidden liquidity size estimation that includes an estimated size of the hidden order for the subject order's corresponding financial instrument.

33. The system of claim 32 wherein the one or more first processors is further configured to summarize the real-time logical trading signals by aggregating a plurality of hidden liquidity indicators and their corresponding hidden liquidity size estimations over the time duration.

34. The system of claim 33 wherein the one or more first processors is further configured to perform the aggregation on a per financial instrument basis.

35. The system of claim 34 wherein the derived summary comprises, per applicable financial instrument, (1) a total count of hidden buy orders detected over the time duration, (2) a total count of hidden sell orders detected over the time duration, (3) data that represents an aggregation of hidden liquidity size estimations for the total count of hidden buy orders, and (4) data that represents an aggregation of hidden liquidity size estimations for the total count of hidden sell orders.

36. The system of claim 35 wherein the data that represents an aggregation of hidden liquidity size estimations for the total count of hidden buy orders comprises a Volume Weighted Average Price (VWAP) for the hidden buy orders in the total count of hidden buy orders, and wherein the data that represents an aggregation of hidden liquidity size estimations for the total count of hidden sell orders comprises a VWAP for the hidden sell orders in the total count of hidden sell orders.

37. The system of claim 35 wherein the data that represents an aggregation of hidden liquidity size estimations for the total count of hidden buy orders comprises a notional value for all of the hidden buy orders in the total count of hidden buy orders, and wherein the data that represents an aggregation of hidden liquidity size estimations for the total count of hidden sell orders comprises a notional value for all of the hidden sell orders in the total count of hidden sell orders.

38. The system of claim 25 wherein the at least one FPGA is configured to receive the financial market data messages in a plurality of network packets; and

wherein the parallel condition testing circuitry and the combine logic circuitry cooperate to detect that a hidden order for a subject financial instrument is present if (1) a first of the messages is (i) from a first network packet and (ii) represents an order execution at a price for the subject financial instrument and (2) a second of the messages is (i) subsequent to the first of the messages, (ii) exists in the first network packet or another network packet that is near the first network packet according to defined criteria, and (iii) represents an order addition at the same price for the subject financial instrument, and (3) generate a hidden liquidity indicator for the second message if the hidden order for the subject financial instrument is detected, wherein the real-time logical trading signals include the generated hidden liquidity indicator.

39. The system of claim 38 wherein the one or more first processors comprises a plurality of first processors.

40. The system of claim 38 wherein the data received by the one or more first processors comprises a plurality of financial market data messages, the messages comprising the information about orders to buy and/or sell financial instruments.

41. A multi-processor system for derivations of trading signals with respect to financial instruments, the system comprising:

one or more first processors; and

one or more second processors, wherein the one or more second processors comprises at least one graphics processor unit (GPU);

the at least one GPU configured to (1) receive data representing a plurality of financial market data messages, the messages pertaining to a plurality of financial instruments and comprising information about orders to buy and/or sell the financial instruments and (2) process the financial market data messages through a plurality of compute cores on the at least one GPU to compute a plurality of features of the financial market data messages in parallel;

wherein the features comprise a plurality of conditions for a logical trading signal, and wherein the at least one GPU comprises (1) condition testing circuitry arranged in parallel and configured to test for the conditions, in parallel via a plurality of compute cores on the GPU, based on the financial market data messages and (2) combine logic circuitry connected to the parallel condition testing circuitry and configured to generate logical trading signals for a plurality of the financial market data messages in real-time based on outputs from the condition testing circuitry; and

wherein the one or more first processors is configured to (1) receive data comprising (i) the information about a plurality of orders to buy and/or sell a plurality of the financial instruments and (ii) the real-time trading signals, (2) summarize the real-time logical trading signals over a time duration to create a derived summary of the real-time logical trading signals that serves as a non-real time summary of the real-time logical trading signals for the time duration, and (3) communicate the derived summary of the real-time logical trading signals to one or more data consumers.

Assignments (2)
SECURITY INTEREST Recorded Dec 18, 2025
From: EXEGY INCORPORATED
To: FIRST-CITIZENS BANK & TRUST COMPANY
Reel/Frame 073257/0796 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jan 19, 2023
From: TAYLOR, DAVID EDWARD; SCHUEHLER, DAVID VINCENT; LEE, ANDY YOUNG
To: EXEGY INCORPORATED
Reel/Frame 062427/0920 →
Continuity (4)
Continuation 17682063 · Feb 28, 2022
Continuation 16874474 · May 14, 2020
Provisional Application 62847641 · May 14, 2019
Related Publication 20230162280A1 · May 25, 2023
References Cited (155)
US 4868866A · Williams, Jr. · 1989 [cited by applicant]
US 5270922A · Higgins · 1993 [cited by applicant]
US 5987432A · Zusman et al. · 1999 [cited by applicant]
US 6278982B1 · Korhammer et al. · 2001 [cited by applicant]
US 6388584B1 · Dorward et al. · 2002 [cited by applicant]
US 6711558B1 · Indeck et al. · 2004 [cited by applicant]
US 7139743B2 · Indeck et al. · 2006 [cited by applicant]
US 7181437B2 · Indeck et al. · 2007 [cited by applicant]
US 7414975B2 · Olderdissen · 2008 [cited by applicant]
US 7552107B2 · Indeck et al. · 2009 [cited by applicant]
US 7606267B2 · Ho et al. · 2009 [cited by applicant]
US 7636703B2 · Taylor · 2009 [cited by applicant]
US 7660793B2 · Indeck et al. · 2010 [cited by applicant]
US 7680790B2 · Indeck et al. · 2010 [cited by applicant]
US 7702629B2 · Cytron et al. · 2010 [cited by applicant]
US 7840482B2 · Singla et al. · 2010 [cited by applicant]
US 7917299B2 · Buhler et al. · 2011 [cited by applicant]
US 7921046B2 · Parsons et al. · 2011 [cited by applicant]
US 7945528B2 · Cytron et al. · 2011 [cited by applicant]
US 7949650B2 · Indeck et al. · 2011 [cited by applicant]
US 7953743B2 · Indeck et al. · 2011 [cited by applicant]
US 7954114B2 · Chamberlain et al. · 2011 [cited by applicant]
US 8069102B2 · Indeck et al. · 2011 [cited by applicant]
US 8095508B2 · Chamberlain et al. · 2012 [cited by applicant]
US 8131697B2 · Indeck et al. · 2012 [cited by applicant]
US 8156101B2 · Indeck et al. · 2012 [cited by applicant]
US 8326819B2 · Indeck et al. · 2012 [cited by applicant]
US 8374986B2 · Indeck et al. · 2013 [cited by applicant]
US 8379841B2 · Taylor et al. · 2013 [cited by applicant]
US 8407122B2 · Parsons et al. · 2013 [cited by applicant]
US 8458081B2 · Parsons et al. · 2013 [cited by applicant]
US 8478680B2 · Parsons et al. · 2013 [cited by applicant]
US 8515682B2 · Buhler et al. · 2013 [cited by applicant]
US 8549024B2 · Indeck et al. · 2013 [cited by applicant]
US 8595104B2 · Parsons et al. · 2013 [cited by applicant]
US 8600856B2 · Parsons et al. · 2013 [cited by applicant]
US 8620881B2 · Chamberlain et al. · 2013 [cited by applicant]
US 8626624B2 · Parsons et al. · 2014 [cited by applicant]
US 8655764B2 · Parsons et al. · 2014 [cited by applicant]
US 8737606B2 · Taylor et al. · 2014 [cited by applicant]
US 8751452B2 · Chamberlain et al. · 2014 [cited by applicant]
US 8762249B2 · Taylor et al. · 2014 [cited by applicant]
US 8768805B2 · Taylor et al. · 2014 [cited by applicant]
US 8768888B2 · Chamberlain et al. · 2014 [cited by applicant]
US 8843408B2 · Singla et al. · 2014 [cited by applicant]
US 8879727B2 · Taylor et al. · 2014 [cited by applicant]
US 8880501B2 · Indeck et al. · 2014 [cited by applicant]
US 8983063B1 · Taylor et al. · 2015 [cited by applicant]
US 9020928B2 · Indeck et al. · 2015 [cited by applicant]
US 9047243B2 · Taylor et al. · 2015 [cited by applicant]
US 9176775B2 · Chamberlain et al. · 2015 [cited by applicant]
US 9323794B2 · Indeck et al. · 2016 [cited by applicant]
US 9336494B1 · Purpura et al. · 2016 [cited by applicant]
US 9363078B2 · Taylor et al. · 2016 [cited by applicant]
US 9396222B2 · Indeck et al. · 2016 [cited by applicant]
US 9547680B2 · Buhler et al. · 2017 [cited by applicant]
US 9547824B2 · Indeck et al. · 2017 [cited by applicant]
US 9582831B2 · Parsons et al. · 2017 [cited by applicant]
US 9633093B2 · Henrichs et al. · 2017 [cited by applicant]
US 9633097B2 · Tidwell et al. · 2017 [cited by applicant]
US 9672565B2 · Parsons et al. · 2017 [cited by applicant]
US 9898312B2 · Chamberlain et al. · 2018 [cited by applicant]
US 9916622B2 · Parsons et al. · 2018 [cited by applicant]
US 9961006B1 · Sutardja et al. · 2018 [cited by applicant]
US 9990393B2 · Parsons et al. · 2018 [cited by applicant]
US 10037568B2 · Taylor et al. · 2018 [cited by applicant]
US 10062115B2 · Taylor et al. · 2018 [cited by applicant]
US 10102260B2 · Lancaster et al. · 2018 [cited by applicant]
US 10121196B2 · Parsons et al. · 2018 [cited by applicant]
US 10133802B2 · Lancaster et al. · 2018 [cited by applicant]
US 10146845B2 · Henrichs et al. · 2018 [cited by applicant]
US 10158377B2 · Indeck et al. · 2018 [cited by applicant]
US 10169814B2 · Parsons et al. · 2019 [cited by applicant]
US 10191974B2 · Indeck et al. · 2019 [cited by applicant]
US 10229453B2 · Taylor et al. · 2019 [cited by applicant]
US 10346181B2 · Chamberlain et al. · 2019 [cited by applicant]
US 10360632B2 · Parsons et al. · 2019 [cited by applicant]
US 10411734B2 · Indeck et al. · 2019 [cited by applicant]
US 10467692B2 · Parsons et al. · 2019 [cited by applicant]
US 10504184B2 · Parsons et al. · 2019 [cited by applicant]
US 10572824B2 · Chamberlain et al. · 2020 [cited by applicant]
US 10650452B2 · Parsons et al. · 2020 [cited by applicant]
US 11263695B2 · Taylor et al. · 2022 [cited by applicant]
US 11562430B2 · Taylor et al. · 2023 [cited by applicant]
US 11631136B2 · Taylor et al. · 2023 [cited by applicant]
US 20020054604A1 · Kadambi et al. · 2002 [cited by applicant]
US 20020080871A1 · Fallon et al. · 2002 [cited by applicant]
US 20030086300A1 · Noyes et al. · 2003 [cited by applicant]
US 20030172017A1 · Feingold et al. · 2003 [cited by applicant]
US 20050119965A1 · Kathwari · 2005 [cited by examiner]
US 20060123425A1 · Ramarao et al. · 2006 [cited by applicant]
US 20060269148A1 · Farber et al. · 2006 [cited by applicant]
US 20070027788A1 · Bandman et al. · 2007 [cited by applicant]
US 20070198523A1 · Hayim · 2007 [cited by applicant]
US 20070294157A1 · Singla · 2007 [cited by examiner]
US 20080106437A1 · Zhang · 2008 [cited by examiner]
US 20080243675A1 · Parsons et al. · 2008 [cited by applicant]
US 20090182683A1 · Taylor et al. · 2009 [cited by applicant]
US 20100027545A1 · Gomes et al. · 2010 [cited by applicant]
US 20100138360A1 · Cutler et al. · 2010 [cited by applicant]
US 20120089496A1 · Taylor et al. · 2012 [cited by applicant]
US 20120116998A1 · Indeck et al. · 2012 [cited by applicant]
US 20120130922A1 · Indeck et al. · 2012 [cited by applicant]
US 20120246052A1 · Taylor et al. · 2012 [cited by applicant]
US 20140149273A1 · Angell et al. · 2014 [cited by applicant]
US 20140180903A1 · Parsons et al. · 2014 [cited by applicant]
US 20140180904A1 · Parsons et al. · 2014 [cited by applicant]
US 20140180905A1 · Parsons et al. · 2014 [cited by applicant]
US 20150071528A1 · Marchisio · 2015 [cited by examiner]
US 20150095622A1 · Yoshida · 2015 [cited by examiner]
US 20170124166A1 · Thomas et al. · 2017 [cited by applicant]
US 20170124255A1 · Buhler et al. · 2017 [cited by applicant]
US 20170124758A1 · Jia · 2017 [cited by examiner]
US 20170220655A1 · Henrichs et al. · 2017 [cited by applicant]
US 20180047099A1 · Bonig et al. · 2018 [cited by applicant]
US 20180276271A1 · Parsons et al. · 2018 [cited by applicant]
US 20180330444A1 · Taylor et al. · 2018 [cited by applicant]
US 20180365766A1 · Taylor et al. · 2018 [cited by applicant]
US 20190073719A1 · Parsons et al. · 2019 [cited by applicant]
US 20190079984A1 · Lancaster et al. · 2019 [cited by applicant]
US 20190108177A1 · Henrichs et al. · 2019 [cited by applicant]
US 20190155831A1 · Indeck et al. · 2019 [cited by applicant]
US 20190205975A1 · Taylor et al. · 2019 [cited by applicant]
US 20190257771A1 · Desmulliez · 2019 [cited by examiner]
US 20190324770A1 · Chamberlain et al. · 2019 [cited by applicant]
US 20200007157A1 · Indeck et al. · 2020 [cited by applicant]
US 20200051317A1 · Muthler · 2020 [cited by examiner]
US 20200111163A1 · Parsons et al. · 2020 [cited by applicant]
US 20200184378A1 · Chamberlain et al. · 2020 [cited by applicant]
US 20200401442A1 · Endo · 2020 [cited by applicant]
US 20210049012A1 · Yokoyama et al. · 2021 [cited by applicant]
US 20220180441A1 · Taylor et al. · 2022 [cited by applicant]
US 20220180442A1 · Taylor et al. · 2022 [cited by applicant]
“Lava Trading Deploys Foundry”, Light Reading, 2004, pp. 1-3. [cited by applicant]
Actel White Paper, “Flash FPGAs in the Value-Based Market”, 2005, pp. 1-9. [cited by applicant]
Altera White Paper, “Accelerating High-Performance Computing with FPGAs”, Altera Corporation, Oct. 2007, pp. 1-8, Version 1.1. [cited by applicant]
Compton et al., “Configurable Computing: a Survey of Systems and Software”, Northwestern University, Dept. of ECE, Technical Report, 1999, pp. 1-39. [cited by applicant]
Gokhale et al., “Reconfigurable Computing: Accelerating Computation With Field-Programmable Gate Arrays”, 2005, pp. 1-247, Springer. [cited by applicant]
International Preliminary Report on Patentability (Chapter I) for PCT/US2020/032972 issued Nov. 25, 2021. [cited by applicant]
International Search Report and Written Opinion for PCT/US2020/32972, Sep. 18, 2020. [cited by applicant]
New York Stock Exchange, “XDP Integrated Feed Client Specification”, Oct. 2019, pp. 1-31, Version 2.3a. [cited by applicant]
Office Action for U.S. Appl. No. 17/682,120 dated Jul. 12, 2022. [cited by applicant]
Prosecution History for U.S. Appl. No. 16/874,474, filed May 14, 2020, now U.S. Pat. No. 11,263,695, granted Mar. 1, 2022. [cited by applicant]
Extended European Search Report for EP Application 20805975.8 dated Dec. 14, 2022. [cited by applicant]
Prosecution History for U.S. Appl. No. 17/682,063, filed Feb. 28, 2022, now U.S. Pat. No. 11,562,430, granted Jan. 24, 2023. [cited by applicant]
Office Action for CA Application 3135226 dated Feb. 6, 2024. [cited by applicant]
Office Action for EP Application 20805975.8 dated Dec. 19, 2024. [cited by applicant]
Office Action for JP Application 2021-568186 dated Mar. 5, 2024. [cited by applicant]
Office Action for U.S. Appl. No. 17/682,079 dated Jul. 24, 2024. [cited by applicant]
Office Action for U.S. Appl. No. 17/682,098 dated Jul. 24, 2024. [cited by applicant]
Office Action for U.S. Appl. No. 17/682,079 dated May 18, 2023. [cited by applicant]
Office Action for U.S. Appl. No. 17/682,079 dated Nov. 24, 2023. [cited by applicant]
Office Action for U.S. Appl. No. 17/682,098 dated May 25, 2023. [cited by applicant]
Office Action for U.S. Appl. No. 17/682,098 dated Nov. 24, 2023. [cited by applicant]
Prosecution History for U.S. Appl. No. 17/682,120, filed Feb. 28, 2022, now U.S. Pat. No. 11,631,136, granted Apr. 18, 2023. [cited by applicant]