IP Library Granted Patent US 12,635,515
Granted Patent B2
US 12,635,515 · App. 18/121,911 · Granted May 19, 2026

Semiconductor power device, semiconductor power system and method for cooling a semiconductor power device

Inventors: Lluis Santolaria (Olten, CH); Milad Maleki (Untersiggenthal, CH); Fabian Fischer (Baden, CH)
Assignee: HITACHI ENERGY LTD
H01L23/3675H01L21/56H01L23/473
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,635,515
App. No.
18/121,911
Granted
May 19, 2026
Kind
B2
Abstract

A effective lower flow direction comprises power module and a housing that is arranged on an upper surface of the power module defining an upper flow section for liquid cooling of the power module in between. The upper flow section comprises an inlet, an outlet and a given upper flow path in between defining an effective upper flow direction. Further, a cooling unit is arranged on the lower surface of the power module defining a lower flow section for liquid cooling of the power module in between. The lower flow section comprises an inlet, an outlet and a given lower flow path in between defining an effective lower flow direction, such that during operation a coolant flows through the upper and the lower flow section providing a double-sided liquid cooling of the power module. The effective upper flow direction is different from the effective lower flow direction.

Claims (31)

1 . A semiconductor power system, comprising:

a plurality of semiconductor power devices, wherein each of the plurality of semiconductor power devices comprises

a power module with an upper surface and a lower surface opposite to the upper surface,

a housing that is arranged on the upper surface of the power module defining an upper flow section for liquid cooling of the power module in between, the upper flow section comprising an inlet, an outlet, and a given upper flow path in between, configured such that an effective upper flow direction is predefined,

a cooling unit that is arranged on the lower surface of the power module defining a lower flow section for liquid cooling of the power module in between, the lower flow section comprises an inlet, an outlet, and a given lower flow path in between, configured such that an effective lower flow direction is predefined, such that during operation a coolant flows through the upper flow path and the coolant flows through the lower flow path providing a double-sided liquid cooling of the power module, wherein the effective upper flow direction is different from the effective lower flow direction,

a baseplate forming a top wall of the cooling unit and supporting the lower surface of the power module,

wherein the plurality of semiconductor devices comprises a first semiconductor power and a second semiconductor power device,

wherein the lower flow section of the first semiconductor device is fluidically connected to the lower flow section of the second semiconductor device,

wherein the lower flow section of the second semiconductor power device is fluidically connected to the upper flow section of the second semiconductor power device, and

wherein the upper flow section of the second semiconductor power device is fluidically connected to the upper flow section of the first semiconductor power device by an outlet from the second semiconductor power device that feeds through the baseplate of the second semiconductor power device into a flow connection coupling pipeline positioned entirely sealed within the lower flow sections of the first and second semiconductor power devices, that is fluidically connected to an inlet to the first semiconductor power device that feeds through the baseplate of the first semiconductor power device into the upper flow section of the first semiconductor power device.

2 . The semiconductor power system according to claim 1 , wherein the effective upper flow direction and the effective lower flow direction are opposite or anti-parallel.

3 . The semiconductor power system according to claim 1 , further comprising an inlet to the lower flow sections and an outlet from the upper flow sections that are arranged at the same side of the semiconductor power system such that the upper flow paths and the lower flow paths form a U-shaped flow channel.

4 . The semiconductor power system according to claim 1 , wherein, in each of the plurality of semiconductor power devices each baseplate comprises a cooling structure with at least one of a pin-fin area, ribs, a skived structure, or meander channels that is arranged inside the lower flow path.

5 . The semiconductor power system according to claim 1 , wherein, in each of the plurality of semiconductor power devices, the upper flow path comprises a flow channel with a height that is at least 10% of a height of a flow channel of the lower flow path with respect to a stacking direction of the semiconductor power device from the lower flow section towards the upper flow section.

6 . The semiconductor power system according to claim 1 , wherein, in each of the plurality of semiconductor power devices, the housing is formed as a resin and/or gel encapsulation enclosing the power module and wherein the upper flow path is formed embedded in the encapsulation.

7 . The semiconductor power system according to claim 1 , wherein, in each of the plurality of semiconductor power devices, the upper flow path and/or the lower flow path are limited by walls comprising at least one of copper, copper alloy, aluminum, aluminum alloy, or an insulating material.

8 . The semiconductor power system according to claim 1 , wherein, in each of the plurality of semiconductor power devices, the power module comprises electronics and a substrate with metallization and an isolating sheet made of resin or ceramic.

9 . The semiconductor power system according to claim 8 , wherein, in each of the plurality of semiconductor power devices, the upper flow path is configured such that during operation the coolant is in thermal contact with at least one of the electronics and the metallization or the isolating sheet of the substrate.

10 . The semiconductor power system according to claim 1 , wherein, in each of the plurality of semiconductor power devices, the upper flow path comprises at least two flow channels separated from each other.

11 . The semiconductor power system according to claim 1 , wherein, in each of the plurality of semiconductor power devices, the upper flow section is configured such that a ceiling wall of the upper flow path is exposed from the housing.

12 . The semiconductor power system according to claim 1 , wherein the respective cooling unit of the first and the second semiconductor power device are formed as a common continuous cooler.

13 . The semiconductor power system according to claim 12 , further comprising at least one sealing member between the baseplate and the flow connection section.

14 . A method for cooling a semiconductor power system that comprises a plurality of semiconductor power devices, each of the plurality of semiconductor power devices comprising a power module, a housing that is arranged on an upper surface of the power module defining an upper flow section for liquid cooling of the power module in between, the upper flow section comprising an inlet, an outlet, and a given upper flow path in between configured such that an effective upper flow direction is predefined, a cooling unit that is arranged on the lower surface of the power module defining a lower flow section for liquid cooling of the power module in between, the lower flow section comprising an inlet, an outlet, and a given lower flow path in between configured such that an effective lower flow direction is predefined, and a baseplate forming a top wall of the cooling unit and supporting a lower surface of the power module, the method comprising:

providing at least one coolant for liquid cooling of the power modules in the plurality of semiconductor power devices,

feeding the at least one coolant into the lower flow path of the lower flow section of a first one of the plurality of semiconductor power devices,

feeding the at least one coolant from the lower flow path of the lower flow section of the first semiconductor power device into the lower flow path of the lower flow section of a second one of the plurality of semiconductor power devices,

feeding the at least one coolant from the lower flow path of the lower flow section of the second semiconductor power device into the upper flow path of the upper flow section of the second semiconductor power device, and

feeding the at least one coolant from the upper flow path of the upper flow section of the second semiconductor power device through the baseplate of the second semiconductor power device into a flow connection coupling pipeline positioned entirely sealed within the lower flow sections of the first and second semiconductor power devices, and from the flow connection section through the baseplate of the first semiconductor power device into the upper flow path of the upper flow section of the first semiconductor power device,

such that during operation the at least one coolant flows through the lower and the upper flow sections and provides a double-sided liquid cooling of the power modules, wherein the effective upper flow direction is different from the effective lower flow direction.

15 . The method according to claim 14 , wherein the effective upper flow direction and the effective lower flow direction are opposite or anti-parallel.

16 . The method according to claim 14 , wherein an inlet to the lower flow sections and an outlet from the upper flow sections are arranged at the same side of the semiconductor power system such that the upper flow paths and the lower flow paths form a U-shaped flow channel.

Assignments (2)
MERGER Recorded Nov 13, 2023
From: HITACHI ENERGY SWITZERLAND AG
To: HITACHI ENERGY LTD
Reel/Frame 065548/0918 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Mar 15, 2023
From: SANTOLARIA, LLUIS; MALEKI, MILAD; FISCHER, FABIAN
To: HITACHI ENERGY SWITZERLAND AG
Reel/Frame 062995/0246 →
Continuity (2)
Continuation PCTEP2022060248 · Apr 19, 2022
Related Publication 20230335456A1 · Oct 19, 2023
References Cited (37)
US 8755185B2 · Chou · 2014 [cited by examiner]
US 9072197B2 · Murata · 2015 [cited by examiner]
US 9449895B2 · Yoo · 2016 [cited by examiner]
US 11232995B2 · Matsuzawa · 2022 [cited by examiner]
US 11324148B2 · Hampo · 2022 [cited by examiner]
US 11382241B2 · Gao · 2022 [cited by examiner]
US 12132010B2 · Coppola · 2024 [cited by examiner]
US 12150273B2 · Lee · 2024 [cited by examiner]
US 20090057882A1 · Gerbsch · 2009 [cited by examiner]
US 20090178788A1 · Kimura · 2009 [cited by examiner]
US 20120001341A1 · Ide · 2012 [cited by examiner]
US 20120212907A1 · Dede · 2012 [cited by examiner]
US 20140158324A1 · Tochiyama · 2014 [cited by examiner]
US 20140327128A1 · Yoo · 2014 [cited by examiner]
US 20160183407A1 · Katsumata · 2016 [cited by examiner]
US 20170133298A1 · Gutala · 2017 [cited by examiner]
US 20170179001A1 · Brunschwiler · 2017 [cited by examiner]
US 20170213779A1 · Ishiyama · 2017 [cited by examiner]
US 20170336152A1 · Jeong et al. · 2017 [cited by applicant]
US 20190259632A1 · Isaacs · 2019 [cited by examiner]
US 20190341327A1 · Teysseyre · 2019 [cited by examiner]
US 20200344920A1 · Lee · 2020 [cited by examiner]
US 20210337703A1 · Lee · 2021 [cited by examiner]
US 20220159871A1 · Pouilly · 2022 [cited by examiner]
US 20220319946A1 · Choi · 2022 [cited by examiner]
CN 102655710A · 2012 [cited by applicant]
CN 102655732A · 2012 [cited by applicant]
CN 209981199U · 2020 [cited by applicant]
DE 102004057497A1 · 2006 [cited by applicant]
DE 102020102927A1 · 2020 [cited by applicant]
EP 1781076A2 · 2007 [cited by applicant]
EP 2034521A2 · 2009 [cited by applicant]
JP 2008041806A · 2008 [cited by examiner]
JP 2020025087A · 2020 [cited by applicant]
WO 2015086184A1 · 2015 [cited by applicant]
WO 2015140944A1 · 2015 [cited by applicant]
JP-2008041806-A English Translation (Year: 2008). [cited by examiner]